Solid State Shortwave Receivers For Beginners - The Listeners Guide
Solid State Shortwave Receivers For Beginners - The Listeners Guide
Solid State Shortwave Receivers For Beginners - The Listeners Guide
Create successful ePaper yourself
Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.
<strong>The</strong> gain of the I.C. is fixed at approximately 50 times (34dB.)<br />
by an integral feedback network. This is rather more than is required<br />
in this particular application, and in fact very little voltage gain is<br />
required here as the output from the basic receiver circuit has quite a<br />
high amplitude. <strong>The</strong> output stage is really only required to provide<br />
the high signal currents required to drive the speaker. R9 is used to<br />
attenuate the output from the basic receiver to some degree, and so<br />
provide a more realistic level of audio voltage gain.<br />
It is extremely important to ensure that no R.F. signal finds its<br />
way into the output stage, as this would result in violent instability.<br />
Additional R.F. filtering is provided by C11.<br />
Note that if the output stage is added, C7 of the basic receiver<br />
plays no useful part in the operation of the set, and is omitted.<br />
Apart from feeding a speaker, the output stage will also work<br />
satisfactorily into any type of headphone or earpiece.<br />
CMOS Receiver (Fig.22)<br />
CMOS devices seem to appear in circuits for the amateur with<br />
increasing frequency. <strong>The</strong>se are a range of logic circuits, but they are<br />
also suitable for many linear applications, inclyding S.W. receivers.<br />
This receiver is based on two of the four gates that are contained in an<br />
RCA. CD4001AE I.C.<br />
It should perhaps be pointed out that this is not intended to be<br />
a joke, or a gimmick. This receiver is capable of a very good performance,<br />
and with the cost of the I.C. being less than that of many R.F.<br />
transistors and f.e.t.s, it provides a very novel and practical alternative<br />
to more conventional sets.<br />
<strong>The</strong> CD4001AE contains four 2 input NOR gates. By connecting<br />
the two inputs of a gate in parallel, an inverter can be formed. This can<br />
be biased to operate as a linear amplifier by connecting a resistor between<br />
the input and output. CMOS devices are based on complementary<br />
MOSFETS, and they thus have extremely high input impedances. When<br />
used in this way as a linear amplifier, the input impedance of the circuit<br />
is approximately equal to the value given to the biasing resistor. In this<br />
case a high input impedance is required so that a low level of loading is<br />
placed on the tuned circuit.<br />
As will be seen by refering to Fig.22, the tuned circuit is coupled<br />
to the input of one amplifier by way of D.C. blocking capacitor, C1.<br />
R1 biases the inverter.<br />
57