12.07.2015 Views

Online proceedings - EDA Publishing Association

Online proceedings - EDA Publishing Association

Online proceedings - EDA Publishing Association

SHOW MORE
SHOW LESS
  • No tags were found...

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

conclusion, every tile is contacted with at most four other tilesand at least two ambient temperatures; moreover, the totalamount of the contact sides is always equal to six.LFTDBR(a) Type I (b) Type II (c) Type IIIFig. 2 Adjacent relation for tile-based thermal modelUsing adjacent relation between every tile, the thermalconductivity for every thermal block can be derived. Thebasic thermal conductivity equation asAG = k(9)LW / m°C , A is the,where k is the thermal conductivity ( )2contact area ( m ) and L is the distance between two heatsource (m).In the tile-based thermal model, the thermal conductivityfor every side of a tile only has two kinds. One is tile to tileand the other is tile to ambient temperature as shown in Fig. 3.In tile to tile, the distance L is from one tile center to theother tile center and the contact area A is one side area of atile. The main difference from the two kinds is the distancecalculation. The distance L of tile to ambient temperature isfrom the center of a tile to the tile boundary. When thethermal conductivity of six sides for a tile is completelycalculated, the summation of thermal conductivities of sixsides is the real thermal conductivity for a tile asAtileAtileAtileAtileg tilei = k F + k B + k L + k R +LiFLiBLiLLiR(10)AtileAtilekT+ k DLiTLiD,where g tilei denotes the thermal conductivity for tile i , k F ,k B , k L , k R , k T , and k D are the thermal conductivities forsix directions, and L iF , L iB , L iL , L iR , L iT , and L iD arethe distance from tile i to six-directions. The contact area isthe same hence only uses A to denote.ALtileALAmbientTemperature24-26 September 2008, Rome, Italyremaining tiles are mixed tiles. The total power for every tileis respectively calculated using equations (6), (7), and (8).Therefore, power vector P is obtained. According thet ileadjacent relation types, T7~T9, T12~14, T17~19 are Type I,and T6, T10, T11, T15, T16, and T20 are Type II. The fourcorners T1, T5, T21, and T25 are Type III. Then the thermalconductivity for every tile can be calculated according toequation (10) and the thermal conductivity matrix G tile is got.Finally, the temperature vector T tile for every tile is derived.R1R2(a) Original FloorplanR3T21 T22 T23 T24 T25T16 T17 T18 T9 T20T11 T12 T13 T14 T15T6 T7 T8 T9 T10T1 T2 T3 T4 T5(b) Tile-Based FloorplanFig. 4 Tile-based floorplanIII. PROBLEM FORMULATIONIt is well known that feasible space region in a givenfloorplan can be applied to not only introduces the bufferinsertion to speed up the interconnect delay [6] but alsoarranges necessary decoupling capacitance to maintain thesignal integrity and leakage reduction [7]. In general, thehighest block temperature in a floorplan is defined as thefloorplan temperature. In addition to the requirement ofperformance and signal integrity, the redistribution of feasiblespace is also applied to reduce the floorplan temperature [8].For a block-level floorplans: Given a LB-compactfloorplan including the functional blocks (B1, B2,…, Bn) andfloorplan region. The space region between functional blockscan be partitioned into rectangular space blocks (W1, W2,…,Wm). Hence, any block-level floorplan shown as Fig. 5 can berepresented by a set of functional blocks (B1~B10) and spaceblocks (W1~W8). The problem is to insert and redistribute thespace blocks in the floorplan region such that the finalfloorplan temperature is minimized. Our purpose is tocalculate temperature for every functional block and displaythe temperature difference between all functional blocks.B8W6 W7 W8B10B9(a) Tile to tile (b) Tile to ambient temperatureFig. 3 Adjacent relation for tile-based thermal modelFinally, the power vector P t ileand thermal conductivitymatrix G tile are obtained, P t ileand G tile are substituted intoTtile= Gtile−1 ⋅ Ptile, temperature vector T tile for every tile isderived.For example, the Fig. 4(a) is the original input floorplanincluding three circuit regions (R1, R2, and R3) and theremaining region is space region. After partitioning, thefloorplan has twenty-five tiles from T1 to T25 as drawn in Fig.3 (b). According to the classified tile types, T1~T10, T16, andT21 are functional tiles, T24 and T25 are space tile and theB4B1W1W5B6W4B5W2B2Fig. 5 Block-level floorplanB3B7W3©<strong>EDA</strong> <strong>Publishing</strong>/THERMINIC 2008 60ISBN: 978-2-35500-008-9

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!