Views
2 years ago

Memory-efficient Parallelization of Stream Applications

Memory-efficient Parallelization of Stream Applications

How about dynamic

How about dynamic streamapplications?• Not enough information at compile-time• Often need larger buffers to accommodatevariance40

Approaches• Heuristic Search– Run apps. multiple times• Event-driven Simulation– Similar to trace-based cache simulations• Analytical Estimation– Queueing theory• Run-time Adjustment– Dynamically sized queue called Michael andScott’s queue41

Brazos: Efficient Shared Memory Parallel Computing on Networked ...
Parallel computing memory models
Parallelization of the multiple sequence alignment applications
Mapping Stream based Applications to an Intel IXP Network ...
An Efficient Family of Multibase Methods and its Application to ECC ...
Scalable Interaction with Parallel Applications
Scalable Interaction with Parallel Applications
Maximizing GPU Efficiency in Extreme Throughput Applications
Highly Parallel Applications and Their Architectural Needs
Make your applications efficient and competitive. - Sepro
Developing efficient web-based GIS applications - University ...
Efficient Spatial Binning on the GPU - Parallel Computing for Graphics
Application parallelization for multi-core Android devices
Memory Applications with Xilinx FPGAs - Flash Memory Summit
Dynamic Task Parallelism with a GPU Work ... - Rice University
An Efficiency Measure for Dynamic Networks with Application to the ...
A Cure for Scaling Impaired Parallel Applications Hartmut Kaiser ...
Role of the Customer in Energy Efficiency and Conservation
Designing Applications for the Masses - Flash Memory Summit
Energy Efficient Distributed Reuse Applications
* Towards a small efficient Linux hardware inventory system
Memory Efficient Reverse Time Migration in 3D - GPU Technology ...
native flash support for applications - Flash Memory Summit
Lighting Efficiency and LED Lighting Applications in Industrialized ...
Efficient Static Analysis of Dynamical Properties using the Process Hitting
Em-Circuit Co-design for High-Speed Memory Applications
Low Force Interface for Multi-DUT Logic and Memory Applications
Jamie Cowper, Assessing Application Risk - Isaca