Views
5 years ago

Synthèse de haut-niveau de contrôleurs ultra-faible consommation ...

Synthèse de haut-niveau de contrôleurs ultra-faible consommation ...

tel-00553143, version 1

tel-00553143, version 1 - 6 Jan 2011 144 Conclusion and future perspectives Hardware Micro- Task (Wsim-compatible C Simulator) Node A MSP430 (C Simulator) WSim SPI Bus WSim SPI Bus CC1100 (C Simulator) WSNet Node B CC1100 (C Simulator) Figure 7.1: Network level validation of micro-task-based WSN node using WSim and WSNet. � use a distributed system of micro-tasks to handle the OS-level services of the WSN node (mostly the communication stack). Such an approach would preserve most of the power/energy savings provided by specialization, while preserving programmability at the user application level. Figure 7.2 shows the block diagram of a computation/control subsystem based on the above-proposed approach while Figure 7.3 shows the modified version of WSN node based on our approach after considering the issue of programmability. We are currently working on the integration of our micro-task-based SoC to an MCU-based platform. A circuit in 65 nm process technology is under design and will be send to foundry around mid-November. It includes an openMSP-core and a basic micro-task for data-frame generation. We are also developing an interface between the MSP430 and our micro-task-based SoC. Beside this on-going work, there are some future perspectives as well that are discussed in the next section. 7.2 Future perspectives Our approach generates a micro-task-based computation and control subsystem that is comparable in silicon area to an MCU-based approach with a relatively lower static power consumption (thanks to power gating). However, it can be interesting to explore some ideas to further reduce the silicon area of a micro-task-based WSN node. Some of these ideas are discussed in the following paragraphs.

tel-00553143, version 1 - 6 Jan 2011 Future perspectives 145 Computation Subsystem MCU SW. Infrastructure HW. System Monitor Micro-Task based SoC Application Layer Network Layer Link Layer Mac Layer Physical Layer Figure 7.2: Proposed solution to tackle the issue of loss of reprogrammability. light_Switched Timer en_MT4 Vdd ack_Sent MT4 MT3 I/O Port LED I/O Port Ext. Event T en_MT3 Vdd Memory M1 Vdd en_MEM_A Push Button System Monitor received_Beacon I/O Port en_MT7 Vdd Vdd MT7 MT9 I/O Port Radio chip (e.g. CC2420) Ext. Event B data_Sent en_MT9 Vdd Memory M2 en_MEM_B en_MEM_C MPU_finish En_MPU Vdd Application core (MPU) Vdd Memory M3 Figure 7.3: System-level view of a micro-task based WSN node architecture

Synthèse, caractérisation et intérêt biomédical de (glyco ...
Les bus à haut niveau de service
Synthèse, caractérisation et polymérisation par ouverture de cycle ...
CONVENTION INDIVIDUELLE ATHLETES DE HAUT NIVEAU saison 2014-2015
Analyse et synthèse de sons de piano par modèles physiques et de ...
Emission gamma de haute énergie dans les systèmes binaires ...
Synthèse intégrée du diagnostic de SCR avec contraintes de ...
[pastel-00600598, v1] Synthèse de composés ... - Chimie ParisTech
Martin Teichmann Atomes de lithium-6 ultra froids dans la ... - TEL
Le concept de « Bus à Haut Niveau de Service - BHLS - HOME
Etude des systèmes RFID opérants en rétrodiffusion modulée ultra ...
Du sillage des insectes aux gaz de Fermi ultra-froids: dynamique ...
Un système de collecte sécurisé et de gestion des données pour les ...
Analyse tth, H EN WW avec ATLAS au LHC et étude des électrons à ...
Electroproduction de pions neutres dans le Hall A au Jefferson ...
Computer: PicoRadio Supports Ad Hoc Ultra-Low Power Wireless ...