Views
5 years ago

Synthèse de haut-niveau de contrôleurs ultra-faible consommation ...

Synthèse de haut-niveau de contrôleurs ultra-faible consommation ...

tel-00553143, version 1

tel-00553143, version 1 - 6 Jan 2011 160 Bibliography [86] L.L’Hours. 2005. Generating Efficient Custom FPGA Soft-Cores for Control- Dominated Applications. In ASAP’05: Proceedings of the 2005 IEEE International Conference on Application-Specific Systems, Architecture Processors. Washington, DC, USA, 127–133. [87] Long, C. and He, L. 2003. Distributed Sleep Transistor Network for Power Reduction. In DAC’03: Proceedings of the 40th annual ICM/IEEE Design Automation Conference. ACM, 181–186. [88] Mahnke, T., Stechele, W., and Hoeld, W. 2002. Dual Supply Voltage Scaling in a Conventional Power-Driven Logic Synthesis Environment. In PATMOS’02: Proceedings of the 12th International Workshop on Integrated Circuit Design. Power and Timing Modeling, Optimization and Simulation. Springer-Verlag, London, UK, 146–155. [89] Mainwaring, A., Culler, D., Polastre, J., Szewczyk, R., and Anderson, J. 2002. Wireless Sensor Networks for Habitat Monitoring. In WSNA’02: Proceedings of the 1st ACM International Workshop on Wireless Sensor Networks and Applications. ACM, New York, NY, USA, 88–97. [90] Malan, D., Fulford-jones, T., Welsh, M., and Moulton, S. 2004. Code- Blue: An Ad Hoc Sensor Network Infrastructure for Emergency Medical Care. In BSN’04: International Workshop on Wearable and Implantable Body Sensor Networks. [91] Martin, K., Wolinski, C., Kuchcinski, K., Floch, A., and Charot, F. 2009. Constraint-Driven Instructions Selection and Application Scheduling in the DURASE System. In ASAP’09: Proceedings of the 21st IEEE International Conference on Application-specific Systems, Architectures and Processors. IEEE Computer Society, Boston, MA, USA, 145 – 152. [92] Mentor Graphics. 2010. Catapult C Synthesis: Full-Chip High-Level Synthesis. Product. [93] Messé, V. 1999. Production de Compilateurs Flexibles pour la Conception de Processeurs Programmables Spécialisés. Ph.D. thesis, Université de Rennes-1. [94] Moreano, N., Borin, E., de Souza, C., and Araujo, G. 2005. Efficient Datapath Merging for Partially Reconfigurable Architectures. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 24, 7 (jul.), 969 – 980. [95] Mutoh, S., Douseki, T., Matsuya, Y., Aoki, T., Shigematsu, S., and Yamada, J. 1995. 1-V Power Supply High-Speed Digital Circuit Technology with Multithreshold-Voltage CMOS. IEEE Journal of Solid-State Circuits 30, 8 (aug), 847 –854.

tel-00553143, version 1 - 6 Jan 2011 Bibliography 161 [96] Mysore, S., Agrawal, B., Chong, F., and Sherwood, T. 2008. Exploring the Processor and ISA Design for Wireless Sensor Network Applications. In VLSI’08: Proceedings of the 21st International Conference on VLSI Design. 59–64. [97] Nazhandali, L., Minuth, M., and Austin, T. 2005. SenseBench: Toward an Accurate Evaluation of Sensor Network Processors. In IISWC’05: Proceedings of the IEEE International Workload Characterization Symposium. Austin, Texas, USA, 197–203. [98] NEC. 2010. CyberWorkBench: Pioneering C-based LSI Design. Product. [99] Nguyen, T.-D., Berder, O., and Sentieys, O. 2007. Cooperative MIMO Schemes Optimal Selection for Wireless Sensor Networks. In VTC2007-Spring: Proceedings of the 65th IEEE Vehicular Technology Conference. Dublin, Ireland, 85–89. [100] NXP Semiconductors. 2010. LPC1111/12/13/14, 32-bit ARM Cortex-M0 microcontroller. Product data sheet. [101] P. Levis, S. Madden, J. Polastre, R. Szewczyk, K. Whitehouse, A. Woo, D. Gay, J. Hill, M. Welsh, E. Brewer, D. Culler. 2005. TinyOS: An Operating System for Sensor Networks . In Ambient Intelligence. Springer. [102] Pangrle, B. 1988. Splicer: A Heuristic Approach to Connectivity Binding. In DAC’88: Proceedings of the 25th annual IEEE/ACM Design Automation Conference. 536–541. [103] Pasha, M. A., Derrien, S., and Sentieys, O. 2009. Ultra Low-Power FSM for Control Oriented Applications. In ISCAS’09: IEEE International Symposium on Circuits and Systems. Taipei, Taiwan, 1577–1580. [104] Pasha, M. A., Derrien, S., and Sentieys, O. 2010a. A Complete Design- Flow for the Generation of Ultra Low-Power WSN Node Architectures Based on Micro-Tasking. In DAC’10: Proceedings of the 47th ACM/IEEE Design Automation Conference. ACM, Anaheim, CA, USA, 693–698. [105] Pasha, M. A., Derrien, S., and Sentieys, O. 2010b. System Level Synthesis for Ultra Low-Power Wireless Sensor Nodes. In DSD’10: Proceedings of the 13th Euromicro Conference on Digital System Design. Lille, France, 493–500. [106] Paulin, P. and Knight, J. 1989. Algorithms for High-Level Synthesis. IEEE Design and Test of Computers 6, 6 (dec.), 18 –31. [107] Paulin, P., Knight, J., and Girczyc, E. 1986. HAL: A Multi-Paradigm Approach to Automatic Data Path Synthesis. In DAC’86: Proceedings of the 23rd annual IEEE/ACM Design Automation Conference. 263–270. [108] Pedram, M. 1996. Power Minimization in IC Design: Principles and Applications. ACM Transaction on Design Automation of Electronic Systems 1, 1, 3–56.

Synthèse, caractérisation et intérêt biomédical de (glyco ...
Synthèse, caractérisation et polymérisation par ouverture de cycle ...
Analyse et synthèse de sons de piano par modèles physiques et de ...
Emission gamma de haute énergie dans les systèmes binaires ...
Martin Teichmann Atomes de lithium-6 ultra froids dans la ... - TEL