MX35LF1GE4AB-Macronix

Recommendations

Info

MX35LF1GE4ABMX35LF2GE4AB10-2. Secure OTP (One-Time-Programmable) FeatureThere is an Secure OTP area which has 30 full pages (30 x 2112-byte) from page 02h to page 1Fh guaranteeto be good for system device serial number storage or other fixed code storage. The Secure OTP area is anon-erasable and one-time-programmable area, which is default to “1” and allows partial page program to be“0”, once the Secure OTP protection mode is set, the Secure OTP area becomes read-only and cannot beprogrammed again.The Secure OTP operation is operated by the Set Feature instruction with feature address (B0h) to accessthe Secure OTP operation mode and Secure OTP protection mode.To check the NAND device is ready or busy in the Secure OTP operation mode, the status register bit 0 (OIPbit) may report the status by Get Feature command operation.To exit the Secure OTP operation or protect mode, it can be done by writing "0" to both Bit7 (Secure OTPprotect bit) and bit6 (Secure OTP enable bit) for returning to the normal operation.Secure OTP Read1. Issuing the Set Feature instruction (1Fh)2. Sending the Feature address (B0h) and set the "Secure OTP Enabled Bit" as "1".3. Issuing normal Page Read command (13h)Secure OTP Program (if the "Secure OTP Protection Bit" is "0") for1. Issuing the Set Feature instruction (1Fh)2. Sending the Feature address (B0h) and set the "Secure OTP Enabled Bit" as "1".3. Issuing Page Program command (02h)4. Issuing program execute command (10h)Secure OTP Protection1. Issuing the Set Feature instruction (1Fh)2. Sending the Feature address (B0h) and set both the "Secure OTP Protection Bit" and "Secure OTPEnabled Bit" as "1".3. Issuing program execute command (10h)Table 8. Secure OTP StatesSecure OTP Protection Bit Note1Secure OTPEnabled BitState0 0 Normal operation0 1 Access the Secure OTP for reading or programming1 0 Not applicable1 1Secure OTP Protection by using the Program Executioncommand (10h) Note2Note 1. Secure OTP protection bit is non-volatile for 1G; whereas, which is volatile for 2G.Note 2. Once the "Secure OTP Protection Bit" and "Secure OTP Enabled Bit" are set as "1", the secureOTP becomes read only.P/N: PM2128 REV. 1.5, June 07, 201734
MX35LF1GE4ABMX35LF2GE4AB10-3. Status RegisterThe MX35LFxGE4AB provides a status register that outputs the device status by writing a Get Featurecommand (0Fh) with the feature address (C0h), and then the IO pins output the status.The Get Feature (0Fh) command with the feature address(C0h) will keep the device at the status read modeunless next valid command is issued. The resulting information is outlined in the table below.Table 9. Status Register Bit DescriptionsSR Bit Bit Name DescriptionSR[0] (OIP)SR[1] (WEL)SR[2](ERS_Fail)SR[3](PGM_Fail)SR[5:4](ECC_S1,ECC_S0)SR[6:7]Operation inprogressWrite enable latchErase failProgram failECC StatusReservedThe bit value indicates whether the device is busy in operations of read/program execute/ erase/ reset command.1: Busy, 0: ReadyThe bit value indicates whether the device is set to internal write enable latch.When WEL bit sets to 1, which means the internal write enable latch is set, andthen the device can accept program/ erase/write status register instruction.1: write enable, 0: not write enableThe bit value will be cleared (as "0") by issuing Write Disable command(04h).The bit value shows the status of erase failure or if host erase any invalidaddress or protected area (including protected blocks or protected Secure OTParea).0: Passed, 1: FailedThe bit value will be cleared (as "0") by RESET command or at the beginning ofthe block erase command operation.The bit value shows the status of program failure or if host program any invalidaddress or protected area (including protected blocks or protected Secure OTParea).0: Passed, 1: FailedThe bit value will be cleared (as "0") by RESET command or during theprogram execute command operation.The bit shows the status of ECC as below:00b = 0 bit error01b = 1 to 4 bits error corrected.10b = More than 4-bit error not corrected.11b = ReservedThe value of ECC_Sx (S1:S0) bits will be clear as "00b" by Reset command orat the start of the Read operation. After a valid Read operation completion, thebit will be updated to reflect the ECC status of the current valid Read operation.The ECC_Sx (S1:S0) value reflects the ECC status of the content of the page 0of block 0 after a power-on reset.If the internal ECC is disabled by the Set feature command, the ECC_Sx(S1:S0) are invalid.P/N: PM2128 REV. 1.5, June 07, 201735
Page 1 and 2: MX35LF1GE4ABMX35LF2GE4AB3V, 1Gb/2G-
Page 3 and 4: MX35LF1GE4ABMX35LF2GE4AB8-4. Parame
Page 5 and 6: MX35LF1GE4ABMX35LF2GE4AB3V, 1Gb/2Gb
Page 7 and 8: MX35LF1GE4ABMX35LF2GE4AB3. ORDERING
Page 9 and 10: MX35LF1GE4ABMX35LF2GE4AB6. DEVICE O
Page 11 and 12: MX35LF1GE4ABMX35LF2GE4AB8. COMMAND
Page 13 and 14: MX35LF1GE4ABMX35LF2GE4AB8-2. Featur
Page 15 and 16: MX35LF1GE4ABMX35LF2GE4AB8-3. READ O
Page 17 and 18: MX35LF1GE4ABMX35LF2GE4ABFigure 10.
Page 21 and 22: MX35LF1GE4ABMX35LF2GE4AB8-4. Parame
Page 23 and 24: MX35LF1GE4ABMX35LF2GE4ABByte Descri
Page 31 and 32: MX35LF1GE4ABMX35LF2GE4AB9. BLOCK OP
Page 33: MX35LF1GE4ABMX35LF2GE4ABTable 7-1.
Page 37 and 38: MX35LF1GE4ABMX35LF2GE4AB11-2. Bad B
Page 39 and 40: MX35LF1GE4ABMX35LF2GE4AB12. DEVICE
Page 41 and 42: MX35LF1GE4ABMX35LF2GE4ABTable 16. D
Page 45 and 46: MX35LF1GE4ABMX35LF2GE4AB14-2. 8-WSO
Page 47 and 48: MX35LF1GE4ABMX35LF2GE4AB15. REVISIO
Page 49: MX35LF1GE4ABMX35LF2GE4ABExcept for

MX35LF1GE4AB-Macronix

Create successful ePaper yourself

Delete template?

Save as template?