Create successful ePaper yourself
Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.
D<br />
C<br />
B<br />
A<br />
8 7 6 5 4 3<br />
BASEBAND (1 OF 3)<br />
CONFIDENTIAL AND PROPRIETARY APPLE SYSTEM DESIGN. FOR REFERENCE PURPOSES ONLY - NOT A CHANGE REQUEST.<br />
IN<br />
IN<br />
IN<br />
(MSM MEMORY)<br />
RADIO_BB<br />
33 31 IN PP_LDO12<br />
RADIO_BB<br />
1 C3402_RF<br />
8<br />
33 31<br />
33 31<br />
33 31 30<br />
PP_LDO10<br />
PP_LDO12<br />
(MSM CORE)<br />
RADIO_BB<br />
33 31 IN PP_LDO10<br />
RADIO_BB<br />
1 C3401_RF<br />
2.2UF<br />
20%<br />
2<br />
4V<br />
X5R-CERM<br />
0201<br />
(MSM CORE) J15 VDD_CORE<br />
K14 VDD_CORE<br />
K15 VDD_CORE<br />
L13 VDD_CORE<br />
L14 VDD_CORE<br />
M8 VDD_CORE<br />
M9 VDD_CORE<br />
M12 VDD_CORE<br />
M13 VDD_CORE<br />
N7 VDD_CORE<br />
N8 VDD_CORE<br />
N11 VDD_CORE<br />
N12 VDD_CORE<br />
P7 VDD_CORE<br />
P10 VDD_CORE<br />
P11 VDD_CORE<br />
(MSM MEMORY) E15 VDD_MEM<br />
F8 VDD_MEM<br />
F9 VDD_MEM<br />
F15 VDD_MEM<br />
G8 VDD_MEM<br />
K10 VDD_MEM<br />
L9 VDD_MEM<br />
L10 VDD_MEM<br />
N15 VDD_MEM<br />
P14 VDD_MEM<br />
2.2UF<br />
20%<br />
4V<br />
X5R-CERM<br />
0201<br />
RADIO_BB<br />
1 C3405_RF<br />
2.2UF<br />
20%<br />
2 4V<br />
X5R-CERM<br />
0201<br />
(MODEM SUB SYSTEM)<br />
RADIO_BB<br />
33 31 30 IN VREG_SMPS1_0V90<br />
RADIO_BB RADIO_BB<br />
1 C3403_RF 1 C3406_RF<br />
2.2UF 2.2UF<br />
20%<br />
20%<br />
2 4V<br />
4V<br />
X5R-CERM 2 X5R-CERM<br />
0201<br />
0201<br />
2<br />
P15<br />
R7<br />
R8<br />
RADIO_BB<br />
1 C3404_RF<br />
2.2UF<br />
20%<br />
2<br />
4V<br />
X5R-CERM<br />
0201<br />
VDD_MEM<br />
VDD_MEM<br />
VDD_MEM<br />
E5 VDD_MEM<br />
VREG_SMPS1_0V90<br />
(MODEM SUB SYSTEM) F6 VDD_MODEM<br />
F7 VDD_MODEM<br />
F10 VDD_MODEM<br />
F11 VDD_MODEM<br />
G6 VDD_MODEM<br />
G9 VDD_MODEM<br />
G10 VDD_MODEM<br />
G13 VDD_MODEM<br />
G14 VDD_MODEM<br />
G15 VDD_MODEM<br />
H8 VDD_MODEM<br />
H9 VDD_MODEM<br />
H12 VDD_MODEM<br />
H13<br />
J7<br />
J8<br />
J11<br />
J12<br />
K6<br />
K7<br />
K11<br />
L6<br />
VDD_MODEM<br />
VDD_MODEM<br />
VDD_MODEM<br />
VDD_MODEM<br />
VDD_MODEM<br />
VDD_MODEM<br />
VDD_MODEM<br />
VDD_MODEM<br />
VDD_MODEM<br />
7<br />
RADIO_BB<br />
U_BB_RF<br />
ASIC-MDM9625M-333P<br />
RADIO_BB<br />
1 C3407_RF<br />
2.2UF<br />
20%<br />
2<br />
4V<br />
X5R-CERM<br />
0201<br />
RADIO_BB<br />
1 C3408_RF<br />
2.2UF<br />
20%<br />
2 4V<br />
X5R-CERM<br />
0201<br />
RADIO_BB<br />
1 C3409_RF<br />
2.2UF<br />
20%<br />
2 4V<br />
X5R-CERM<br />
0201<br />
BGA<br />
SYM 5 OF 6<br />
PWR<br />
RADIO_BB<br />
1 C3410_RF<br />
2.2UF<br />
20%<br />
2<br />
4V<br />
X5R-CERM<br />
0201<br />
RADIO_BB<br />
1 C3411_RF<br />
2.2UF<br />
20%<br />
2 4V<br />
X5R-CERM<br />
0201<br />
RADIO_BB<br />
1 C3412_RF<br />
2.2UF<br />
20%<br />
2 4V<br />
X5R-CERM<br />
0201<br />
VDD_P1<br />
VDD_P1 L19<br />
VDD_P1 L20<br />
VDD_P1 M1<br />
VDD_P1 T19<br />
(SDC1 PAD)<br />
VDD_P2 B20 PP_LDO13<br />
(GENIO PAD)<br />
VDD_P3 B2 PP_LDO11<br />
VDD_P3 J19<br />
VDD_P3 K2<br />
VDD_P3<br />
VDD_P3<br />
VDD_P3<br />
VDD_P4 R19 PP_LDO6<br />
VDD_P5 U19 PP_LDO5<br />
VDD_P6 V9 (HSIC PAD)<br />
PP_LDO9<br />
VREF_SDC<br />
VREF_UIM<br />
RADIO_BB<br />
1 C3413_RF<br />
2.2UF<br />
20%<br />
2<br />
4V<br />
X5R-CERM<br />
0201<br />
RADIO_BB<br />
1 C3414_RF<br />
2.2UF<br />
20%<br />
2 4V<br />
X5R-CERM<br />
0201<br />
RADIO_BB<br />
1 C3415_RF<br />
2.2UF<br />
20%<br />
2 4V<br />
X5R-CERM<br />
0201<br />
(EBI1 PAD)<br />
F19 PP_LDO9<br />
V2<br />
V5<br />
V19<br />
A19<br />
U20<br />
VDDPX_BIAS<br />
VDD_USB_CORE V13 PP_LDO12<br />
VDD_USB_1P8 U11 PP_LDO2<br />
VDD_USB_3P3 V10 PP_LDO4<br />
VDD_A2 C12 PP_LDO7<br />
VDD_A2 C9<br />
VDD_A2 B12<br />
VDD_A1 B9<br />
PP_LDO1<br />
VDD_A2 C6<br />
VDD_A1 B6<br />
VDD_A1 B15 PP_LDO1<br />
VDD_PLL U13 PP_LDO10<br />
VDD_PLL R12<br />
VDD_PLL D17<br />
VDD_PLL2 E16 PP_LDO3<br />
VDD_ALWAYS_ON T17<br />
NC<br />
(LPDDR2)<br />
VDD_DDR_CORE_1P8 J20 PP_LDO11<br />
VDD_DDR_CORE_1P8 K1<br />
(LPDDR2_CORE)<br />
VDD_DDR_CORE_1P2 E20 PP_LDO9<br />
VDD_DDR_CORE_1P2 H1<br />
VDD_DDR_CORE_1P2 P1<br />
VDD_DDR_CORE_1P2 P20<br />
VDD_QFPROM_PRG W8 (QFUSE<br />
PP_LDO3<br />
PROGRAMMING)<br />
IN<br />
IN<br />
IN<br />
IN<br />
IN<br />
IN<br />
IN<br />
IN<br />
IN<br />
IN<br />
IN<br />
IN<br />
IN<br />
IN<br />
IN<br />
IN<br />
IN<br />
IN<br />
31 33<br />
31 33 50<br />
30 31 33 34 35 37 38 39<br />
(UIM1 PAD)<br />
(UIM2 PAD)<br />
31 33<br />
32 33<br />
31 33<br />
31 33<br />
31<br />
31 33 35<br />
31 33 37 38<br />
31 33 37 38<br />
31 33<br />
31 32 33<br />
30 31 33 34 35 37 38 39<br />
31 33<br />
31 32 33<br />
(EBI1 PAD)<br />
RADIO_BB<br />
33 31 IN PP_LDO9<br />
RADIO_BB<br />
RADIO_BB<br />
1 C3416_RF<br />
1 C3419_RF<br />
2.2UF<br />
2.2UF<br />
20%<br />
20%<br />
2<br />
4V<br />
4V<br />
X5R-CERM<br />
2 X5R-CERM<br />
0201<br />
0201<br />
(SDC1 PAD)<br />
RADIO_BB<br />
NOSTUFF<br />
50 33 31 IN PP_LDO13<br />
RADIO_BB<br />
RADIO_BB<br />
1 C3417_RF<br />
1 C3420_RF<br />
2.2UF<br />
2.2UF<br />
20%<br />
20%<br />
2 4V<br />
4V<br />
X5R-CERM<br />
2 X5R-CERM<br />
0201<br />
0201<br />
(GENIO PAD)<br />
RADIO_BB<br />
38 37 35 34 33 31 30 IN PP_LDO11<br />
RADIO_BB 39<br />
RADIO_BB<br />
1 C3418_RF<br />
1 C3421_RF<br />
2.2UF<br />
2.2UF<br />
20%<br />
20%<br />
2 4V<br />
4V<br />
X5R-CERM<br />
2 X5R-CERM<br />
0201<br />
0201<br />
(HSIC PAD)<br />
(USB 1.8V)<br />
RADIO_BB<br />
33 31 IN PP_LDO9<br />
RADIO_BB<br />
33 31 IN PP_LDO2<br />
RADIO_BB<br />
RADIO_BB<br />
RADIO_BB<br />
1 C3422_RF<br />
1 C3424_RF<br />
1 C3427_RF<br />
2.2UF<br />
2.2UF<br />
2.2UF<br />
20%<br />
20%<br />
20%<br />
2<br />
4V<br />
4V<br />
4V<br />
X5R-CERM<br />
2 X5R-CERM<br />
2 X5R-CERM<br />
0201<br />
0201<br />
0201<br />
(USB CORE)<br />
(BBRX)<br />
RADIO_BB<br />
33 31 IN PP_LDO12<br />
38<br />
RADIO_BB<br />
RADIO_BB<br />
31 IN PP_LDO1<br />
37 33<br />
RADIO_BB<br />
RADIO_BB<br />
1 C3423_RF<br />
1 C3426_RF<br />
1 C3429_RF<br />
2.2UF<br />
2.2UF<br />
2.2UF<br />
20%<br />
20%<br />
20%<br />
2 4V<br />
4V<br />
4V<br />
X5R-CERM<br />
2 X5R-CERM<br />
2 X5R-CERM<br />
0201<br />
0201<br />
0201<br />
0.1UF<br />
20%<br />
2<br />
4V<br />
X5R<br />
01005<br />
NOSTUFF<br />
6 5<br />
4<br />
3<br />
GND<br />
GND<br />
GND<br />
GND<br />
GND<br />
GND<br />
GND<br />
GND<br />
GND<br />
GND<br />
GND<br />
GND<br />
GND<br />
GND<br />
GND<br />
GND<br />
GND<br />
GND<br />
GND<br />
GND<br />
GND<br />
GND<br />
GND<br />
GND<br />
GND<br />
GND<br />
GND<br />
GND<br />
GND<br />
GND<br />
GND<br />
GND<br />
GND<br />
GND<br />
GND<br />
GND<br />
GND<br />
GND<br />
2<br />
BGA<br />
SYM 6 OF 6<br />
(PLL)<br />
(QFUSE)<br />
RADIO_BB<br />
33 32 31 IN PP_LDO3<br />
RADIO_BB<br />
33 32 31 IN<br />
RADIO_BB<br />
PP_LDO3<br />
RADIO_BB<br />
1 C3434_RF<br />
1 C3437_RF<br />
2.2UF<br />
2.2UF<br />
20%<br />
20%<br />
2<br />
4V<br />
4V<br />
X5R-CERM<br />
2 X5R-CERM<br />
0201<br />
0201<br />
NOSTUFF<br />
2<br />
RADIO_BB<br />
U_BB_RF<br />
ASIC-MDM9625M-333P<br />
(GPS ADC)<br />
(LPDDR2)<br />
RADIO_BB<br />
38 37 33 31 IN<br />
RADIO_BB<br />
PP_LDO1<br />
RADIO_BB<br />
38 37 35 34 33 31 30 IN<br />
RADIO_BB 39<br />
PP_LDO11<br />
RADIO_BB<br />
1 C3430_RF<br />
1 C3432_RF<br />
1 C3435_RF<br />
2.2UF<br />
2.2UF<br />
20%<br />
20%<br />
2<br />
4V<br />
4V<br />
X5R-CERM<br />
2 X5R-CERM<br />
0201<br />
0201<br />
(SDC/UIM)<br />
(COMBO DAC/BBRX)<br />
(PLL)<br />
(LPDDR2 CORE)<br />
RADIO_BB<br />
33 32 IN VDDPX_BIAS<br />
RADIO_BB<br />
RADIO_BB<br />
35 33 31 IN PP_LDO7<br />
RADIO_BB<br />
RADIO_BB<br />
33 31 IN PP_LDO10<br />
RADIO_BB<br />
33 31 IN PP_LDO9<br />
RADIO_BB<br />
RADIO_BB<br />
RADIO_BB<br />
RADIO_BB<br />
1 C3425_RF<br />
1 C3428_RF 1 C3431_RF<br />
1 C3433_RF<br />
1 C3436_RF 1 C3438_RF<br />
0.1UF<br />
2.2UF 2.2UF<br />
2.2UF<br />
2.2UF 2.2UF<br />
20%<br />
20%<br />
20%<br />
20%<br />
20%<br />
20%<br />
2 4V<br />
4V<br />
4V<br />
4V<br />
4V<br />
4V<br />
X5R<br />
2 X5R-CERM 2 X5R-CERM<br />
2 X5R-CERM<br />
2 X5R-CERM 2 X5R-CERM<br />
01005<br />
0201<br />
0201<br />
0201<br />
0201<br />
0201<br />
NOSTUFF<br />
NOSTUFF<br />
NOSTUFF<br />
A2<br />
A20<br />
C14<br />
C20<br />
E14<br />
F12<br />
F13<br />
F14<br />
F20<br />
G7<br />
G11<br />
G12<br />
H6<br />
H7<br />
H10<br />
H11<br />
H14<br />
H15<br />
J1<br />
J6<br />
J9<br />
J10<br />
J13<br />
J14<br />
K8<br />
K9<br />
K12<br />
K13<br />
K19<br />
K20<br />
L1<br />
L7<br />
L8<br />
L11<br />
L12<br />
L15<br />
M6<br />
M7<br />
GND<br />
PAGE TITLE<br />
R<br />
GND<br />
GND<br />
GND<br />
GND<br />
GND<br />
GND<br />
GND<br />
GND<br />
GND<br />
GND<br />
GND<br />
GND<br />
GND<br />
GND<br />
GND<br />
GND<br />
GND<br />
GND<br />
GND<br />
GND<br />
GND<br />
GND<br />
GND<br />
GND<br />
GND<br />
GND<br />
GND<br />
GND<br />
GND<br />
GND<br />
GND<br />
GND<br />
GND<br />
GND<br />
GND<br />
C538<br />
R500<br />
L500<br />
U502<br />
M10<br />
M11<br />
M14<br />
M15<br />
M20<br />
N1<br />
N6<br />
N9<br />
N10<br />
N13<br />
N14<br />
P6<br />
P8<br />
P9<br />
P12<br />
R20<br />
T20<br />
V20<br />
W1<br />
W5<br />
W9<br />
W20<br />
W12<br />
A12<br />
A6<br />
E12<br />
E9<br />
A9<br />
E6<br />
A17<br />
C17<br />
B17<br />
P13<br />
R13<br />
R14<br />
GND A15<br />
Apple Inc.<br />
NOTICE OF PROPRIETARY PROPERTY:<br />
1<br />
BASEBAND (1 OF 2)<br />
BRANCH<br />
THE INFORMATION CONTAINED HEREIN IS THE<br />
PROPRIETARY PROPERTY OF APPLE INC.<br />
THE POSESSOR AGREES TO THE FOLLOWING:<br />
PAGE<br />
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE<br />
II NOT TO REPRODUCE OR COPY IT<br />
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART<br />
SHEET<br />
IV ALL RIGHTS RESERVED<br />
DRAWING NUMBER<br />
051-9903<br />
REVISION<br />
7.0.0<br />
1<br />
SIZE<br />
D<br />
34 OF 55<br />
33 OF 54<br />
D<br />
C<br />
B<br />
A
Change language