1:22 • J. Keinert et al. GUPTA, T., SHARMA, P., BALAKRISHNAN, M., AND MALIK, S. 2000. Processor evaluation in an embedded systems design environment. In Proceedings of the 13 th International Conference on VLSI <strong>Design</strong>. 98–103. HA, S., LEE, C., YI, Y., KWON, S.,AND JOO, Y.-P. 2006. Hardware-software codesign of multimedia embedded systems: the PeaCE approach. In Proceedings of the Conference on Embedded and Real Time Computing Systems and Applications (RTCSA). 207–214. HAUBELT, C., FALK, J., KEINERT, J., SCHLICHTER, T., STREUBÜHR, M., DEYHLE, A., HADERT, A., AND TEICH, J. 2007. A SystemC-based design methodology for digital signal processing systems. EURASIP J. Embed. Syst. (Special Issue on Embedded Digital Signal Processing Systems). DOI:10.1155/2007/47580. HAUBELT, C., SCHLICHTER, T.,AND TEICH, J. 2006. Improving automatic design space exploration <strong>by</strong> integrating symbolic techniques into multi-objective evolutionary algorithms. Int. J. Comput. Intell. Res. 2, 3, 239–254. ITU. 1992. Digital Compression and Coding of Continuous-Tone Still Images—Requirements and Guidelines, T.81 ed. CCITT. KANGAS, T., KUKKALA, P., ORSILA, H., SALMINEN, E., HÄNNIKÄINEN, M., HÄMÄLÄINEN, T. D., RIIHIMÄKI, J., AND KUUSILINNA, K. 2006. UML-based multiprocessor SoC design framework. ACM Trans. Embed. Comput. Syst. 5, 2, 281–320. KIM, M., BANERJEE, S., DUTT, N.,AND VENKATASUBRAMANIAN, N. 2006. <strong>Design</strong> space exploration of real-time multi-media MPSoCs with heterogeneous scheduling policies. In Proceedings of the International Conference on Hardware/Software Codesign (CODES+ISSS). 16–21. LEE,E.A.AND NEUENDORFFER, S. 2004. Actor-oriented Models for Codesign: Balancing Re-Use and Performance. In Formal Methods and Models for System <strong>Design</strong>. Kluwer Academic Publishers, Norwell, MA, 33–56. LEE, E. A., NEUENDORFFER,S.,AND WIRTHLIN, M. J. 2003. Actor-oriented design of embedded hardware and software systems. J. Circ. Syst. Comput. 12, 3, 231–260. LEUPERS, R. 2000. Code Optimization Techniques for Embedded Processors—Methods, Algorithms, and Tools. Kluwer Academic Publishers. MAMAGKAKIS, S., ATIENZA, D., POUCET, C., CATTHOOR, F., SOUDRIS,D.,AND MENDIAS, J. M. 2006. Automated exploration of pareto-optimal configurations in parameterized dynamic memory allocation for embedded systems. In Proceedings of the <strong>Design</strong>, Automation and Test in Europe Conference (DATE). 874–875. Mentor Graphics Corp. http://www.mentor.com. MOHANTY, S., PRASANNA, V. K., NEEMA, S., AND DAVIS, J. 2002. Rapid design space exploration of heterogeneous embedded systems using symbolic search and multi-granular simulation. In Proceedings of the Joint Conference on Languages, Compilers and Tools for Embedded Systems: Software and Compilers for Embedded Systems. 18–27. MURTHY,P.K.AND BHATTACHARYYA, S. S. 2006. Memory Management for <strong>Synthesis</strong> of DSP Software. CRC Press. NEC System Technologies, Ltd. http://www.cyberworkbench.com. NIKOLOV, H., STEFANOV,T.,AND DEPRETTERE, E. 2006. Multi-processor system design with ESPAM. In Proceedings of the 4th International Conference on Hardware/Software Codesign and System <strong>Synthesis</strong>. 211–216. PATEL,H.D.,SHUKLA, S. K., MEDNICK, E., AND NIKHIL, R. S. 2006. A rule-based model of computation for SystemC: integrating SystemC and bluespec for co-design. In Proceedings of International Conference on Formal Methods and Models for Co-<strong>Design</strong>. 39–48. PIMENTEL, A. D., ERBAS, C., AND POLSTRA, S. 2006. A systematic approach to exploring embedded system architectures at multiple abstraction levels. IEEE Trans. Comput. 55, 2, 99– 112. PPM format specification. http://netpbm.sourceforge.net/doc/ppm.html. ROSENBAND,D.L.AND ARVIND. 2004. Modular scheduling of guarded atomic actions. In Proceedings of the 41st <strong>An</strong>nual Conference on <strong>Design</strong> Automation. 55–60. SCHLICHTER, T., LUKASIEWYCZ, M., HAUBELT, C., AND TEICH, J. 2006. Improving system level design space exploration <strong>by</strong> incorporating SAT-solvers into multi-objective evolutionary algorithms. In Proceedings of the <strong>An</strong>nual Symposium on VLSI. IEEE Computer Society, 309– 314. ACM Transactions on <strong>Design</strong> Automation of Electronic Systems, Vol. 14, No. 1, Article 1, Pub. date: January 2009.
SYSTEMCODESIGNER • 1:23 STEFANOV, T., ZISSULESCU, C., TURJAN, A., KIENHUIS, B.,AND DEPRETTERE, E. F. 2004. System design using kahn process networks: the compaan/laura approach. In Proceedings of <strong>Design</strong> Automation & Test in Europe (DATE). 340–345. STREHL, K., THIELE, L., GRIES, M., ZIEGENBEIN, D., ERNST, R., AND TEICH, J. 2001. FunState—an internal design representation for codesign. IEEE Trans. Very Large Scale Integ. Syst. 9, 4, 524– 544. STREUBÜHR, M., FALK, J., HAUBELT, C., TEICH, J., DORSCH, R., AND SCHLIPF, T. 2006. Task-accurate performance modeling in SystemC for real-time multi-processor architectures. In Proceedings of <strong>Design</strong>, Automation and Test in Europe. IEEE Computer Society, 480–481. Synplicity. http://www.synplicity.com. XILINX 2005. Embedded SystemTools Reference Manual—Embedded Development Kit EDK 8.1i. XILINX. ZITZLER, E., LAUMANNS, M., AND THIELE, L. 2002. SPEA2: Improving the strength pareto evolutionary algorithm for multiobjective optimization. In Proceedings of the Conference on Evolutionary Methods for <strong>Design</strong>, Optimisation, and Control. 19–26. Received August 2007; revised March 2008; accepted July 2008 ACM Transactions on <strong>Design</strong> Automation of Electronic Systems, Vol. 14, No. 1, Article 1, Pub. date: January 2009.