18.12.2012 Views

Advanced Configuration and Power Interface Specification

Advanced Configuration and Power Interface Specification

Advanced Configuration and Power Interface Specification

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

}<br />

<strong>Advanced</strong> <strong>Configuration</strong> <strong>and</strong> <strong>Power</strong> <strong>Interface</strong> <strong>Specification</strong><br />

//<br />

// Note: The UUID passed into _OSC is CPU vendor specific. Consult CPU<br />

// vendor documentation for UUID <strong>and</strong> Capabilities Buffer bit definitions<br />

//<br />

_OSC (ToUUID("4077A616-290C-47BE-9EBD-D87058713953"), REVS, SIZE, Local2)<br />

Section 6.2.9, “_OSC (Operating System Capabilities)”, describes the _OSC object, which can be<br />

used to convey processor related OSPM capabilities to the platform. Consult CPU vendor specific<br />

documentation for the UUID <strong>and</strong> Capabilities Buffer bit definitions used by _OSC for a specific<br />

processor.<br />

8.4.2 Processor <strong>Power</strong> State Control<br />

ACPI defines two processor power state (C state) control interfaces. These are:<br />

1. The Processor Register Block’s (P_BLK’s) P_LVL2 <strong>and</strong> P_LVL3 registers coupled with FADT<br />

P_LVLx_LAT values <strong>and</strong><br />

2. The _CST object in the processor’s object list.<br />

P_BLK based C state controls are described in Section 4, “ACPI Hardware <strong>Specification</strong>” <strong>and</strong><br />

Section 8.1, “Processor <strong>Power</strong> States”. _CST based C state controls exp<strong>and</strong> the functionality of the<br />

P_BLK based controls allowing the number <strong>and</strong> type of C states to be dynamic <strong>and</strong> accommodate<br />

CPU architecture specific C state entry <strong>and</strong> exit mechanisms as indicated by registers defined using<br />

the Functional Fixed Hardware address space.<br />

8.4.2.1 _CST (C States)<br />

_CST is an optional object that provides an alternative method to declare the supported processor<br />

power states (C States). Values provided by the _CST object override P_LVLx values in P_BLK <strong>and</strong><br />

P_LVLx_LAT values in the FADT. The _CST object allows the number of processor power states<br />

to be exp<strong>and</strong>ed beyond C1, C2, <strong>and</strong> C3 to an arbitrary number of power states. The entry semantics<br />

for these exp<strong>and</strong>ed states, (in other words), the considerations for entering these states, are conveyed<br />

to OSPM by the C-state Type field <strong>and</strong> correspond to the entry semantics for C1, C2, <strong>and</strong> C3 as<br />

described in Section 8.1.2 through Section 8.1.4. _CST defines ascending C-states characterized by<br />

lower power <strong>and</strong> higher entry/exit latency.<br />

Arguments:<br />

None<br />

Return Value:<br />

A variable-length Package containing a list of C-state information Packages as described below<br />

Return Value Information<br />

_CST returns a variable-length Package that contains the following elements:<br />

Count An Integer that contains the number of CState sub-packages that follow<br />

CStates[] A list of Count CState sub-packages<br />

Hewlett-Packard/Intel/Microsoft/Phoenix/Toshiba 395

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!