20.07.2013 Views

"Chapter 1 - The Op Amp's Place in the World" - HTL Wien 10

"Chapter 1 - The Op Amp's Place in the World" - HTL Wien 10

"Chapter 1 - The Op Amp's Place in the World" - HTL Wien 10

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

3.4 <strong>The</strong> Adder<br />

Development of <strong>the</strong> Ideal <strong>Op</strong> Amp Equations<br />

<strong>The</strong> Adder<br />

3–5, and if R F = <strong>10</strong>0 k and R G = <strong>10</strong>0 k <strong>the</strong> ga<strong>in</strong> is still m<strong>in</strong>us one. <strong>The</strong> impedance levels<br />

of <strong>10</strong> k or <strong>10</strong>0 k determ<strong>in</strong>e <strong>the</strong> current dra<strong>in</strong>, <strong>the</strong> effect of stray capacitance, and a few o<strong>the</strong>r<br />

po<strong>in</strong>ts. <strong>The</strong> impedance level does not set <strong>the</strong> ga<strong>in</strong>; <strong>the</strong> ratio of R F/R G does.<br />

One f<strong>in</strong>al note; <strong>the</strong> output signal is <strong>the</strong> <strong>in</strong>put signal amplified and <strong>in</strong>verted. <strong>The</strong> circuit <strong>in</strong>put<br />

impedance is set by R G because <strong>the</strong> <strong>in</strong>vert<strong>in</strong>g <strong>in</strong>put is held at a virtual ground.<br />

An adder circuit can be made by connect<strong>in</strong>g more <strong>in</strong>puts to <strong>the</strong> <strong>in</strong>vert<strong>in</strong>g op amp (Figure<br />

3–4). <strong>The</strong> opposite end of <strong>the</strong> resistor connected to <strong>the</strong> <strong>in</strong>vert<strong>in</strong>g <strong>in</strong>put is held at virtual<br />

ground by <strong>the</strong> feedback; <strong>the</strong>refore, add<strong>in</strong>g new <strong>in</strong>puts does not affect <strong>the</strong> response of <strong>the</strong><br />

exist<strong>in</strong>g <strong>in</strong>puts.<br />

Figure 3–4. <strong>The</strong> Adder Circuit<br />

V1<br />

V2<br />

VN<br />

R1<br />

R2<br />

RN<br />

_<br />

+<br />

RF<br />

VOUT<br />

Superposition is used to calculate <strong>the</strong> output voltages result<strong>in</strong>g from each <strong>in</strong>put, and <strong>the</strong><br />

output voltages are added algebraically to obta<strong>in</strong> <strong>the</strong> total output voltage. Equation 3–6<br />

is <strong>the</strong> output equation when V 1 and V 2 are grounded. Equations 3–7 and 3–8 are <strong>the</strong> o<strong>the</strong>r<br />

superposition equations, and <strong>the</strong> f<strong>in</strong>al result is given <strong>in</strong> Equation 3–9.<br />

V OUTN R F<br />

R N<br />

V OUT1 R F<br />

R 1<br />

V OUT2 R F<br />

R 2<br />

V OUT R F<br />

R 1<br />

V N<br />

V 1<br />

V 2<br />

V 1 R F<br />

R 2<br />

V2 RF V<br />

R N<br />

N<br />

(3–6)<br />

(3–7)<br />

(3–8)<br />

(3–9)<br />

3-5

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!