Two Day Workshop on Simulation and Prototype ... - VIT University
Two Day Workshop on Simulation and Prototype ... - VIT University
Two Day Workshop on Simulation and Prototype ... - VIT University
Create successful ePaper yourself
Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.
<strong>VIT</strong><br />
<strong>University</strong><br />
Vellore-632 014, Tamil Nadu, India.<br />
www.vit.ac.in<br />
<str<strong>on</strong>g>Two</str<strong>on</strong>g> <str<strong>on</strong>g>Day</str<strong>on</strong>g> <str<strong>on</strong>g>Workshop</str<strong>on</strong>g> <strong>on</strong><br />
Simulati<strong>on</strong> <strong>and</strong> <strong>Prototype</strong> model of<br />
Power Electr<strong>on</strong>ics circuits using PSPICE<br />
5 th &6 th October 2012<br />
Organized by<br />
TIFAC - CORE in AUTOMOTIVE INFOTRONICS<br />
(Sp<strong>on</strong>sored by Department of Science <strong>and</strong> Technology, Govt. of India)<br />
Coordinators<br />
Dr. K. Ganesan, Director, TIFAC CORE & Senior Professor, SITE<br />
V. Gopi Srikanth, Senior Development Engineer, TIFAC CORE<br />
D. Muralidar, Assistant Professor, TIFAC CORE
TIFAC-CORE IN AUTOMOTIVE INFOTRONICS @<strong>VIT</strong> E<br />
‣ State of the art advanced engineering centre for research, c<strong>on</strong>sultancy <strong>and</strong> manpower training in<br />
Automotive Infotr<strong>on</strong>ics is established at <strong>VIT</strong> <strong>University</strong> promoted by TIFAC (Technology<br />
Informati<strong>on</strong> Forecast <strong>and</strong> Assessment Council), under the Missi<strong>on</strong> REACH program.<br />
‣ Offers a full time PG program in Automotive Electr<strong>on</strong>ics to provide industry ready engineers.<br />
Background<br />
‣ The purpose of the proposed workshop is to provide opportunities for delegates with various<br />
engineering backgrounds to gain knowledge <strong>and</strong> experience <strong>on</strong> power electr<strong>on</strong>ics semic<strong>on</strong>ductor<br />
devices technology, Simulati<strong>on</strong> <strong>and</strong> hardware prototype implementati<strong>on</strong> <strong>on</strong> power electr<strong>on</strong>ic<br />
c<strong>on</strong>verters circuits. This program will offer student’s systematic training in engineering fields<br />
like Electrical & Electr<strong>on</strong>ics, Electr<strong>on</strong>ics & Instrumentati<strong>on</strong> <strong>and</strong> other circuit branch fields are<br />
applied.<br />
Programme<br />
This workshop aims to underst<strong>and</strong> Power electr<strong>on</strong>ics Technology, Simulati<strong>on</strong> <strong>and</strong> Hardware<br />
implementati<strong>on</strong> <strong>on</strong> Power electr<strong>on</strong>ics c<strong>on</strong>verters circuits by ORCAD <strong>and</strong> its applicati<strong>on</strong>s<br />
Topics Covered<br />
‣ Introducti<strong>on</strong> to ORCAD Capture Tool<br />
ORCAD tool Introducti<strong>on</strong><br />
Placing the power electr<strong>on</strong>ics comp<strong>on</strong>ents in ORCAD<br />
Creati<strong>on</strong> of net list, PSPICE Simulati<strong>on</strong> profile <strong>and</strong> Debugging the circuit<br />
‣ Technology Covers<br />
Power electr<strong>on</strong>ics switches<br />
Comp<strong>on</strong>ents & Operati<strong>on</strong><br />
Single phase half wave c<strong>on</strong>trolled rectifier with R ,RL <strong>and</strong> RLE loads<br />
(Hardware prototype model using Thyristor <strong>and</strong> gate triggering)
Three phase fully c<strong>on</strong>trolled bridge rectifier by using AC source inductance with<br />
R,RL <strong>and</strong> RLE loads<br />
Single phase type A ,type B, type C, type D choppers<br />
Three Phase 180 º C<strong>on</strong>ducti<strong>on</strong> Mode Inverter using MOSFET as Switch<br />
Brushless DC (BLDC) Motor Open <strong>and</strong> Closed loop C<strong>on</strong>trol Techniques<br />
Ultra-capacitors Model, Charging <strong>and</strong> Discharging times<br />
Analysis, simulati<strong>on</strong> <strong>and</strong> prototype model of buck <strong>and</strong> boost c<strong>on</strong>verters in<br />
applicati<strong>on</strong> to switched mode power supplies (SMPS)<br />
Participati<strong>on</strong> is open to <strong>on</strong>ly for:<br />
Research Scholars<br />
Students<br />
REGISTRATION FEES:<br />
Rs. 1200 per delegate from Institute (Student & Research Scholar)<br />
Registrati<strong>on</strong> charges include Course Material (Only Pdf format), Lunch & Snacks. The number of<br />
participants is limited to 40 based <strong>on</strong> first come first serve. Accommodati<strong>on</strong> can be arranged in our<br />
Guest House <strong>on</strong> request based <strong>on</strong> first come first serve as per Tariff given below:<br />
Tariff per day: Payment through cash<br />
Sl. No. Type Tariff Rs.<br />
1 Main Guest House A/C 1950.00<br />
2 Guest House (Annex) Deluxe A/C 1700.00<br />
Payment through DD drawn in favor of “TIFAC CORE, <strong>VIT</strong> <strong>University</strong>”, Payable at Vellore.<br />
Venue:<br />
Room No.: 701, Technology Tower<br />
7 th Floor, <strong>VIT</strong><br />
Date <strong>and</strong> Time:<br />
5 th & 6 th October 2012 : 09.00 – 17.00 Hours<br />
HOW TO REACH <strong>VIT</strong>
Format for Registrati<strong>on</strong> c<strong>on</strong>firmati<strong>on</strong><br />
<str<strong>on</strong>g>Two</str<strong>on</strong>g> <str<strong>on</strong>g>Day</str<strong>on</strong>g> <str<strong>on</strong>g>Workshop</str<strong>on</strong>g> <strong>on</strong><br />
Simulati<strong>on</strong> <strong>and</strong> <strong>Prototype</strong> model of<br />
Power Electr<strong>on</strong>ics circuits using PSPICE<br />
5 th &6 th October 2012<br />
Name: -----------------------------------------------------------------------------------<br />
Designati<strong>on</strong>: ----------------------------------------------------------------------------<br />
Organizati<strong>on</strong>: ---------------------------------------------------------------------------<br />
Address: ---------------------------------------------------------------------------------<br />
--------------------------------------------------------------------------------------------<br />
--------------------------------------------------------------------------------------------<br />
Ph<strong>on</strong>e: -------------------------Mobile-------------------------------------------------<br />
Fax: ----------------------------e-mail: -------------------------------------------------<br />
DD Details: -----------------------------------------------------------------------------<br />
Payment through DD drawn in favor of “TIFAC CORE, <strong>VIT</strong> <strong>University</strong>”, Payable at Vellore.<br />
Please complete <strong>and</strong> mail or fax us above form before 4 th Oct. 2012.<br />
For details about our centre, visit our web site www.vit.ac.in/tifaccore/<br />
For Further Details Please C<strong>on</strong>tact:<br />
Ms. R. Devaki<br />
Mr. V. Gopi Srikanth<br />
Secretary, TIFAC-CORE<br />
Senior Development Engineer<br />
7th Floor, Technology Tower,<br />
TIFAC CORE<br />
<strong>VIT</strong>, Vellore-632 014 Cell: 7708244621<br />
Tamil Nadu.<br />
Email: gopi.vegi@vit.ac.in<br />
Tel: 0416-2202381<br />
Fax: 0416-2244797<br />
Mr. D. Muralidar<br />
e-mail: tifac@vit.ac.in<br />
Assistant Professor, TIFAC CORE<br />
Cell: 9894335864<br />
E-mail: muralidar.d@vit.ac.in