Packet Processing to support 40 /100GE Line Rates - Ethernet ...

More documents

Recommendations

Info

Tabula Tools: Stylus®ASIC / ASSP / FPGA: Multiple Optimization StepsTiming ClosureSanta Clara, CA USA April2013 24
Tabula Tools: Stylus®ASIC / ASSP / FPGAMultiple Optimization StepsSTYLUSTiming Aware Design FlowSynthesisPlacementRouting- Accurate feedback- Short cycleSanta Clara, CA USA April2013 25
Page 2 and 3: Agenda• Current Challenges• App
Page 4 and 5: Ethernet Stack: ProcessingChallenge
Page 6 and 7: Device Elements for PacketProcessin
Page 8 and 9: Performance Bottlenecks areEVERYWHE
Page 10 and 11: Application Requirements• Perform
Page 12 and 13: Tabula Solutions for 100GE PacketPr
Page 14 and 15: 100GE - 12x10GE Layer2 BridgeSanta
Page 16 and 17: Ternary Search EngineSanta Clara, C
Page 18 and 19: Spacetime Addresses TheInterconnect
Page 20 and 21: Queuing and De-Queuing- This memory
Page 22 and 23: Data Selection / IndexingMemoryLogi
Page 26 and 27: SummarySanta Clara, CA USA April201
Page 28 and 29: Want To Learn MoreSanta Clara, CA U
Page 30: QuestionsSanta Clara, CA USA April2

Packet Processing to support 40 /100GE Line Rates - Ethernet ...

Create successful ePaper yourself

Delete template?

Save as template?