slides - ISPD

ePAPER READ

DOWNLOAD ePAPER

ispd.cc

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

START NOW

MotivationData Gate Sizing by Lagrangian Relaxation (LR)Clock & Data Gate Sizing AlgorithmExperimental ResultsG. Shklover, ISPD '12 2

Redundant Via Insertion with Wire Bending - ISPD

Design and Analysis of Physical Design Algorithms - ISPD

Scope and Limit of Lithography to the End of Moore's Law - ISPD

MotivationData Gate Sizing by Lagrangian Relaxation (LR)Clock & Data Gate Sizing AlgorithmExperimental ResultsG. Shklover, ISPD '12 2

MethodologyClassStructureMethodsSkew,Variability,…Non‐ConvexTreeDynamicProgramming,…Timing,Power,…ConvexGraphLagrangianRelaxation,Analytic, DP…G. Shklover, ISPD '12 3

Page 1: Gregory ShkloverBen EmanuelIntel Co
Page 5: Proposed by C. Chen et alExploits t
Page 8 and 9: , , , → ,clkdFFq,, , , ,∈
Page 10 and 11: InitializeMultipliersSize GatesDyna
Page 12 and 13: Gate sizing: Solution merge: Le
Page 14 and 15: ...Exponentialnumber ofsolutionsk-S
Page 16: Total Slack Leakage ClkDPwr Total P
Page 19 and 20: G. Shklover, ISPD '12 19
Page 21 and 22: ?-20psFF+80psObjectivepowerG. Shklo
Page 23: G. Shklover, ISPD '12 23

slides - ISPD

You also want an ePaper? Increase the reach of your titles

Delete template?

Save as template?