Synthesis and simulate 4 bit Ripple carry adder
Synthesis and simulate 4 bit Ripple carry adder
Synthesis and simulate 4 bit Ripple carry adder
You also want an ePaper? Increase the reach of your titles
YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.
2.Make Full<strong>adder</strong>.The truth table of Full<strong>adder</strong> is as follows.A B Ci S Co0 0 0 0 00 0 1 0 10 1 0 0 10 1 1 1 01 0 0 0 11 0 1 1 01 1 0 1 01 1 1 1 1Therefore S = (A^B)^CiCo = (A&B) || (Ci & (A^B))I used XOR which I made with step 1 as a submodule.Become like this when write it in VerilogHDL3.Make 4<strong>bit</strong> <strong>Ripple</strong> <strong>carry</strong> <strong>adder</strong>4<strong>bit</strong> <strong>Ripple</strong> <strong>carry</strong> <strong>adder</strong> is constructed by 4 Full<strong>adder</strong>.Carry-out-signal of Full<strong>adder</strong> of each <strong>bit</strong> is connected to Carry-in of the next<strong>bit</strong>.Become like this when write it in VerilogHDL
Change language