12.07.2015 Views

Download VLSI Internship Brochure - Mattozetta Technologies

Download VLSI Internship Brochure - Mattozetta Technologies

Download VLSI Internship Brochure - Mattozetta Technologies

SHOW MORE
SHOW LESS
  • No tags were found...

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

Integrated Training & <strong>VLSI</strong> <strong>Internship</strong>sIn te g ra te d T ra i n i n g & V L S I In te rn ships fro mMatto ze tta<strong>Mattozetta</strong> Integrated Training & <strong>VLSI</strong> <strong>Internship</strong> is a uniqueprogram to help Engineering Fresher’s to learn the various<strong>Mattozetta</strong> <strong>Technologies</strong>W h er e T a l en t s M e et s T ec h n o l o gyaspects of <strong>VLSI</strong> Design & Verification and to get hands onexperience in executing Live <strong>VLSI</strong> Projects.<strong>Mattozetta</strong> <strong>Technologies</strong> is aInnovative company helping customers worldwideE l i g i b i l i t yB e n e f i t sS e l e c t i o nD u r a t i o nH o w t o A p p l yin their efforts to design <strong>VLSI</strong> Products by providing evergrowing range of various <strong>VLSI</strong> Products, Services & Solutions.<strong>Mattozetta</strong> Designs & Develops various <strong>VLSI</strong> IP’ & VerificationIP’s. It primarily focuses in the latest Technological areas whichallow processing of data / packets within ASIC / SoC / <strong>VLSI</strong>Devices to achieve the throughput of 10Gbps or more.The IP’s provided by <strong>Mattozetta</strong> can be easily integrated intoany ASIC /SoC / FPGA Designs. <strong>Mattozetta</strong> also provides Stateof Art <strong>VLSI</strong> Verification IP’s (VIP’s) & Verification Suite IP’s(VSIP). These VIP’s & VSIP’s allows any complex ASIC to beverified easily & thoroughly.<strong>Mattozetta</strong> not only provides IP’s & VIP’s but also providesexpert <strong>VLSI</strong> Professionals to help the ASIC / SoC/ <strong>VLSI</strong> ChipDesign & Verification activities.#15/3, N0 6, Amrita College Road,Opp Oceanus Apt,Kasavanahalli,Bangalore – 560035INDIAwww.mattozetta.comM a t t o z e t t a Te c h n o l o g i e s


Integrated Training & <strong>VLSI</strong> <strong>Internship</strong>sF O R E N G I N E E R I N G F R E S H E R ’ S & S T U D E N T S[ G R A D U A T E & P O S T G R A D U A T E ]I N T E G R A T E D T R A I N I N G & V L S II N T E R N S H I P S B E N E F I T S• ADVANCE <strong>VLSI</strong> TRAINING• LIVE <strong>VLSI</strong> PROJECTS• CONDUCTED BY INDUSTRY EXPERTS• COMPETITIVE COST• STATE OF ART PROJECTSIntegrated Training &<strong>VLSI</strong> <strong>Internship</strong>• MAXIMUM FOCUS ON <strong>VLSI</strong> PROJECTSProject80%Training20%<strong>Mattozetta</strong> provides a unique opportunity to selected Engineering Fresher’sto work on Latest <strong>VLSI</strong> Designs through Integrated Training & <strong>VLSI</strong><strong>Internship</strong>s.The Integrated Training & <strong>VLSI</strong> <strong>Internship</strong> from <strong>Mattozetta</strong> has a uniquecombination of Advance <strong>VLSI</strong> Training & subsequently Complex <strong>VLSI</strong>Projects to expose the Interns to <strong>VLSI</strong> Industry & allow them to gainprecious <strong>VLSI</strong> Industrial Experience.Integrated Training & <strong>VLSI</strong> <strong>Internship</strong>Selection ProcessD i re ct S e l e cti o n – Meri t B a sedIf you have secured 70% or more marks in BE /BTech / MTech, you shall be eligible for theIntegrated Training & <strong>VLSI</strong> internship withoutany written test.N o n Meri t B a sed S e l e cti o nIf you have secured less than 70% marks inBE / BTech / Mtech, you need to appear foran Interview OR Exam to qualify for theIntegrated Training & <strong>VLSI</strong> internship.If you are not residing in Bangalore, you canopt for the Telephonic Interview instead of theExam to qualify.In te g ra te d T ra i n i n g & V L S IIn te rn s h i p E l i g i b i l i tyEngineering Graduate Fresher or Student inElectronics Engineering, ECE, EEE,Instrumentation or equivalent branches.Engineering Post Graduate Fresher or Student in<strong>VLSI</strong> Design or Micro Electronics or EmbeddedSystems or any equivalent Masters degree.Eligible candidate should have studied DigitalElectronics & HDL Programming.In te g ra te d T ra i n i n g & V L S IIn te rn s h i p D u ra ti o n sPlease refer to our website(http://internships.mattozetta.com) for the detailsabout various durations offered.H o w to A p p l y fo r In te g ra te dT ra i n i n g & V L S I In te rn s h i pYou can fill online Application Form to applydirectly.To apply now visit our internship section(http://internships.mattozetta.com) .V L S I IP & V IP P ro d u cts | V L S I D e sign S e rvices | V L S I In te rn ships | V L S I T ra i n i n g s<strong>Mattozetta</strong> <strong>Technologies</strong>, a provider of a wide range of <strong>VLSI</strong> Products & Services<strong>Mattozetta</strong>D i s c l a i m e r - Company reserves the right to update any information present in this brochure, including the program Cost & make any necessary correction.If you have received this brochure not from <strong>Mattozetta</strong> directly, please send an email to us at contact@mattozetta.com to get the latest <strong>Brochure</strong>.All Rights Reserved. Copyright 2011-13 <strong>Mattozetta</strong> <strong>Technologies</strong>.DOCNO: MIB13v06

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!