12.07.2015 Views

VHDL - Practical Example - Designing an UART

VHDL - Practical Example - Designing an UART

VHDL - Practical Example - Designing an UART

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

Baud Rate Generator• Embedded in <strong>UART</strong>S.• Divides by 8, 16, 28, 48, 96, 192, 384 or 768<strong>an</strong>d builds Top16.• Generates two “ticks” by further dividing Top16 :- Tr<strong>an</strong>smit : TopTx, fixed rate- Receive : TopRx, mid-bit, resynchronized© Bertr<strong>an</strong>d CUZEAU - info@alse-fr.com

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!