Hardware-Software Codesign 軟 硬 體 共 同 設 計
Hardware-Software Codesign è»ç¡¬é«å ±åè¨è¨ - the CAD System Lab
Hardware-Software Codesign è»ç¡¬é«å ±åè¨è¨ - the CAD System Lab
You also want an ePaper? Increase the reach of your titles
YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.
<strong>Hardware</strong>-<strong>Software</strong> <strong>Codesign</strong><br />
<strong>軟</strong> <strong>硬</strong> <strong>體</strong> <strong>共</strong> <strong>同</strong> <strong>設</strong> <strong>計</strong><br />
943-U0090<br />
Sao-Jie Chen<br />
csj@cc.ee.ntu.edu.tw<br />
Spring 2007
Objectives<br />
• A core embedded into an SOC (System-on-Chip)<br />
environment helps the SOC accomplish some dedicated<br />
set of tasks. In this course, students will learn how to<br />
design the hardware and software parts of an embedded<br />
SOC, from its specification to the final product.<br />
• Learn the state-of-art techniques in designing the<br />
hardware and software parts of embedded SOC systems,<br />
including specification models, specification languages,<br />
partitioning, synthesis, and verification of these hardware<br />
and software parts.<br />
• In addition to a series of lectures presented by the<br />
professors and some experienced engineers from industry,<br />
students have also to prepare a presentation on the<br />
growing trends of <strong>Hardware</strong>-<strong>Software</strong> Co-design<br />
techniques in embedded SOC systems by searching<br />
materials from the Web.
• Prerequisite: Programming Language (C<br />
or C++) and/or Verilog<br />
• Target students: Graduate students with<br />
CS and/or VLSI background.<br />
• Grading rules: Homework assignments<br />
30%, Reports 30%, Design project 40%.
Outline<br />
• System Level Design Overview<br />
• Model of Computation in Co-design<br />
• HW/SW Co-design Architectures and Specification<br />
Languages<br />
• Function/Architecture Co-design<br />
• System-Level Design with SystemC<br />
• Architecture Synthesis and System Partitioning<br />
• Platform-Based SOC System Co-design<br />
• On-Chip Bus and Network on Chip<br />
• Case Study: Cognitive Radio Front-end and Baseband<br />
• Case Study: H.264 Motion Estimation (ME)<br />
• Simulation and Verification<br />
• Real-World Electronics System Level (ESL) Design<br />
Tools (CoWare).
References<br />
• B. M. Al-Hashimi ed., System On Chip: Next Generation<br />
Electronics, ©2006, IET, (textbook).<br />
• Y. L. Lin ed., Essentials in SoC Design, ©2006, Springer.<br />
• T. Grotker, S. Liao, G. Martin, and S. Swan, System<br />
Design with SystemC, ©2002, Kluwer Academic<br />
Publishers.<br />
• F. Vahid, and T. Givargis, Embedded System Design: A<br />
Unified <strong>Hardware</strong>/Sofware Introduction, ©2002, John<br />
Wiley & Sons Inc.<br />
• D. Gajski, F. Vahid, S. Narayan, and J. Gong,<br />
Specification and Design of Embedded Systems, ©1994,<br />
Prentice Hall.<br />
• B. Tabbara, A. Tabbara, and A. Sangiovanni-Vincentelli,<br />
Function/Architecture Optimization and Co-design of<br />
Embedded Systems, ©2000, Kluwer Academic<br />
Publishers.
Schedule (I)<br />
• 96.02.27 System Level Design Overview 陳 少 傑 教 授<br />
• 96.03.06 Models of Computation in Co-design 陳 少 傑 教<br />
授<br />
• 96.03.13 HW-SW Co-design Architectures and<br />
Specification Languages 陳 少 傑 教 授<br />
• 96.03.20 Function/Architecture Co-design 陳 少 傑 教 授<br />
• 96.03.27 Co-design of a Reconfigurable FPGA System<br />
李 宗 演 教 授<br />
• 96.04.03 SLD with SystemC 熊 博 安 教 授<br />
• 96.04.10 Architecture Synthesis: A HW/SW Partitioning<br />
Tool 蘇 培 陞 博 士<br />
• 96.04.17 Platform-Based SoC System Co-design 陳 少 傑<br />
教 授<br />
• 96.04.24 On-Chip Bus and Network on Chip 陳 少 傑 教 授
Schedule (II)<br />
• 96.05.01Case Study: Cognitive Radio with a Multi-Mode<br />
RF Front-End 陳 少 傑 教 授<br />
• 96.05.08 Case Study: Cognitive Radio Baseband Design<br />
闕 志 達 教 授<br />
• 96.05.15 Case Study: H.264 ME 陳 少 傑 教 授<br />
• 96.05.22 Simulation and Verification 陳 少 傑 教 授<br />
• 96.05.29 Real-World Electronic System Level (ESL)<br />
Design Tools 陳 哲 生 博 士<br />
• 96.06.05 Presentation of Co-design topics (I) 修 課 學 生<br />
• 96.06.12 Presentation of Co-design topics (II) 修 課 學 生<br />
• 96.06.19 端 午 節 ( 放 假 )<br />
• 96.06.26 Presentation of Co-design topics (III) 修 課 學 生