Freescale PowerPoint Template

Platform Requirement: Mixed Control/Data Plane
► Data plane/signal processing cores act as programmable accelerators for network
processing managed on control plane. Other cores provide special services
(e.g. virus scan)
► Broad OS support providing SMP/AMP support
► Broad spectrum from OS vendors who actively support multiple market segments
Control Plane Data/Signal Processing Other Services
L2 Cache
Power Architecture ®
Core
D-Cache I-Cache
SMP O/S
L2 Cache
Power Architecture
Core
D-Cache I-Cache
L2 Cache
Power Architecture
Core
D-Cache I-Cache
AMP O/S
(shared code)
L2 Cache
Power Architecture
Core
D-Cache I-Cache
CoreNet Coherency Fabric
L2 Cache
Power Architecture
Core
D-Cache I-Cache
Freescale, the Freescale logo, AltiVec, C-5, CodeTEST, CodeWarrior, ColdFire, C-Ware, mobileGT, PowerQUICC, StarCore, and Symphony are trademarks of Freescale Semiconductor, Inc.,
Reg. U.S. Pat. & Tm. Off. BeeKit, BeeStack, CoreNet, the Energy Efficient Solutions logo, Flexis, MXC, Platform in a Package, Processor Expert, QorIQ, QUICC Engine, SMARTMOS, TurboLink
and VortiQa are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © 2010 Freescale Semiconductor, Inc. 38
L2 Cache
Power Architecture
Core
D-Cache I-Cache
AMP
O/S
L2 Cache
Power Architecture
Core
D-Cache I-Cache
L2 Cache
Power Architecture
Core
D-Cache I-Cache
Front-side
L3 Cache
AMP
O/S
DDR2/3
Memory
Controller
TM