AMD Opteron and Intel Xeon Performance ... - OpenMPE

More documents

Recommendations

Info

IPC Performance = Frequency x IPC Instructions per clock
IPC – Instructions per clock • More nebulous of a metric than frequency • Very dependent on a multitude of variables: − Application code • Branchy vs. linear • Data dependences • Cacheability • Compiler predication − System architecture • Memory latencies and bandwidths • I/O latencies and bandwidths − CPU micro-architecture • Parallelizism • Pipeline depth • Hazard avoidance • Branch prediction 20
Page 1 and 2: AMD Opteron and Intel Xeon Performa
Page 3 and 4: Warning ! • To understand perform
Page 5 and 6: Architectural design dimensions CPU
Page 7 and 8: General Micro-processor architectur
Page 9 and 10: Performance of a CPU Performance =
Page 11 and 12: How to maximize frequency? Advances
Page 13 and 14: Execution pipeline - faster instruc
Page 15 and 16: Xeon & Opteron pipelines Fetch Deco
Page 17: Importance of pipeline depth • Co
Page 21 and 22: Issues with maximizing IPC • Shor
Page 23 and 24: Freq, microarchitecture summary •
Page 25 and 26: Intel Xeon System architecture Memo
Page 27 and 28: 2-socket comparisons " 14 12 10 8 6
Page 29 and 30: Performance Comparison
Page 31 and 32: Performance comparison • Database
Page 33 and 34: email, web Exchange (MMB3) WebBench
Page 35 and 36: Summary • Intel and AMD chose dif
Page 37 and 38: Backup 38
Page 39 and 40: Processor Architecture - Intel Bus
Page 41 and 42: enchmark descriptions • Benchmark
Page 43: Co-produced by:

AMD Opteron and Intel Xeon Performance ... - OpenMPE

You also want an ePaper? Increase the reach of your titles

Delete template?

Save as template?