09.03.2015 Views

Analog Product Guide (PDF) - Powel.ru

Analog Product Guide (PDF) - Powel.ru

Analog Product Guide (PDF) - Powel.ru

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

<strong>Analog</strong> Front Ends (AFE)<br />

LM98519 – 6-Channel, 10-Bit, 32.5 MSPS per Channel, <strong>Analog</strong> Front End for High-Speed Linear CCD<br />

and CIS Sensors<br />

Features<br />

• CDS or S/H processing with negative input<br />

signal polarity<br />

• Enhanced ESD protection on timing and<br />

control pins<br />

• 6-channel AFE optimized for operation with<br />

3-color, 6-output linear CCDs<br />

• Digital black level calibration for each channel<br />

• Digital white level calibration for each channel<br />

• Programmable input clamp<br />

• Maximum input level 1.2V<br />

• Channel sampling rate: 32.5 MSPS<br />

• Noise floor: -68 dB (at 0 dB PGA gain)<br />

• INL: ± 1 LSB (typ)<br />

• Power dissipation: 1.04W<br />

• Integrated PGA: total gain range 1x to 20x in<br />

256 steps<br />

• Integrated analog course DAC: offset range<br />

± 277 mV with ±4 bit resolution<br />

• Integrated analog fine DAC: offset range<br />

± 111 mV or ± 60 mV with ±11 bit resolution<br />

• Operating temperature range: 0°C to 70°C<br />

• Single 3.3V supply<br />

• Available in TQFP-80 packaging<br />

CCD Sensor<br />

Sensor Drivers<br />

CDS /<br />

SH<br />

CDS /<br />

SH<br />

CDS/<br />

SH<br />

CDS/<br />

SH<br />

5<br />

5<br />

5<br />

5<br />

PGA<br />

PGA<br />

PGA<br />

PGA<br />

DAC<br />

DAC<br />

DAC<br />

DAC<br />

M<br />

U<br />

X<br />

M<br />

U<br />

X<br />

<strong>Analog</strong> Front<br />

End<br />

+/- 6<br />

+/- 6<br />

+/- 6<br />

+/- 6<br />

LM98519<br />

ADC<br />

ADC<br />

Black Level Loop<br />

10<br />

Black Level Loop<br />

Black Level Loop<br />

10<br />

Black Level Loop<br />

SPI<br />

Data Output<br />

CCD Timing<br />

Digital Gain and<br />

Offset<br />

Digital Gain and<br />

u<br />

Offset<br />

10<br />

10<br />

Image Processor/<br />

ASIC<br />

Red<br />

Green<br />

Motor<br />

Controllers<br />

DR 9 : 0<br />

DG9:0<br />

5<br />

DAC<br />

+/- 6<br />

Black Level ABC Loop<br />

Blue<br />

CDS/<br />

SH<br />

CDS/<br />

SH<br />

PGA<br />

PGA<br />

M<br />

U<br />

X<br />

ADC<br />

10<br />

Digital Gain and<br />

Offset<br />

10<br />

DB9:0<br />

VCLP_EXT<br />

VCLP_INT<br />

5<br />

VCLP<br />

Clamp Voltage<br />

Buffer<br />

DAC<br />

+/- 6<br />

Black Level Loop<br />

1.8V<br />

Regulator<br />

Reference<br />

Generator<br />

Vreg<br />

Vreftou<br />

Vrefbou<br />

t<br />

Vref<br />

Timing<br />

Control<br />

Inputs<br />

RESETB<br />

SHP<br />

SHD<br />

CLPIN<br />

BLKCLP<br />

MCLK<br />

CE<br />

BOS<br />

Serial<br />

Interface<br />

SENB<br />

SCLK<br />

SDI<br />

SDO<br />

28

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!