09.03.2015 Views

Analog Product Guide (PDF) - Powel.ru

Analog Product Guide (PDF) - Powel.ru

Analog Product Guide (PDF) - Powel.ru

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

<strong>Analog</strong> Video <strong>Product</strong>s<br />

LMH1980 – Auto-Detecting SD/HD/PC Video Sync Separator<br />

Features<br />

• Sync separation for NTSC, PAL, SECAM, 480I/P, 576I/P, 720P, 1080I/P, and VESA-compatible timing<br />

• Composite Video (CVBS), S-Video (Y/C), Component Video (YPBPR/GBR) and<br />

PC Graphics (RGsB) compatibility<br />

• Bi-level and tri-level sync compatible<br />

• HD detect output flag<br />

• Automatic video format detection<br />

• Fixed-level sync slicing of 0.5 V P-P to 2 V P-P video inputs<br />

• 3.3V to 5V supply operation<br />

• Available in tiny MSOP-10 packaging<br />

Applications<br />

Ideal for use in consumer, professional, automotive and industrial video, video capture, editing and processing, genlock circuits,<br />

surveillance and security video systems, Set-Top Boxes (STB) and Digital Video Recorders (DVR), LCD/plasma displays and video<br />

projectors, machine vision and inspection systems, and video trigger oscilloscopes and waveform monitors<br />

LMH1981 Lowest Jitter Sync Separator for<br />

High-Definition Video Formats Featuring<br />

50% Sync Slicing<br />

Features<br />

• 50% sync slicing<br />

• Low-jitter horizontal sync outputs<br />

• Supports NTSC, PAL, SECAM, 480i/p, 576i/p, 720p, 1080i/p<br />

• Accepts video signals from 0.5 V P-P to 2.0 V P-P<br />

• No external programming with μC required<br />

• Horizontal sync output propagation delay < 50 ns<br />

• 3.3V or 5V single supply operation<br />

• 31 mW typical power dissipation<br />

LMH1982 – 3G/HD/SD Video Clock Generator<br />

with Genlock<br />

Features<br />

• Two reference ports for genlocking the outputs<br />

– H and V sync inputs for NTSC/525i, PAL/625i, 525p, 625p,<br />

720p, 1080i, 1080p video timing<br />

• Simultaneous SD and 3G/HD LVDS-compatible clock outputs<br />

• Achieves low jitter output clocks capable of directly driving<br />

FPGA serializers with no additional clock cleansing required<br />

• Genlock or free <strong>ru</strong>n mode operation<br />

• Programmable output top-of-frame pulse<br />

• Supports cross locking<br />

SD Clock<br />

3G/HD Clock<br />

Read <strong>Analog</strong> Edge Volume 4, Issue 7, Application Note 1489. Topic:<br />

“Improving Video Clock Generation in Modern Broadcast Video Systems”<br />

www.national.com/edge<br />

38

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!