IP core solutions for Digital Video Broadcasting - Multi Video Designs

More documents

Recommendations

Info

Companion cores (continued)Serial InterfaceFunctionParameters setting and status reading of MVDCores modulators.ApplicationsWhen local CPU is not availableMain featuresSupported Xilinx FPGAs- Input: Slave 400 KHz I2C interface for an 9-bit registeror- Input: 9 600 or 115 200 Bauds UART interface, 8 bits, no parity,1 STOP bit- Spartan-6- Virtex-6, Virtex-7- Kintex-7- Artix-7, ZynqCPLD protectionFunctionProtection against FPGA bitstream copy.ApplicationsCounterfeiting preventionUserdesignIP CoresSTOPPattern generator& timerUser definedcomplex logicUser definedcomplex logicResultscompareCPLDFPGAMain features- External encrypted CPLD- Source code of protection mechanism delivered- Customer chooses its own codes for the protectionSupported Xilinx CPLDs- CoolRunner-2
MVD-EV9789-V3 evaluation boardFunctionThe MVD-EV9789-V3 board converts an MPEGTS stream into an RF signal and supports most ofthe digital TV standards (DVB-C, J.83B, DVB-T,ATSC, DVB-S, ...).ApplicationsThe MVD-EV9789-V3 board is a daughter boardfor the SP605/ML605/KC705 Xilinx evaluationboards.This pair of boards may be used for evaluation ofMVD Cores' modulators / TS processing,IP cores or as a test equipment for demodulationdevices.10 MHz1 PPS INMPEG TS over UDP/IPIN/OUTASI IN 1ASI OUT 1ASI IN 2XC6SLX45TCMOS DCOASI OUT 2SPI INXILINX FPGACMOS FSIQAD9789RF DACRF OUTXilinx SP605 boardor ML605 boardor KC705 boardSPIDAC CLK10 MHz Ref IN10MHzSPIClockgeneratorMVD-EV9789-V3 boardMain features- FMC connector to connect to Xilinx SP605 evaluation board- 1 x USB input for cores configuration- 1 x 10 MHz Clock Ref input- 1 x 1PPS input- 1 x SPI (Synchronous Parallel Interface) TS input- 2 x ASI (Asynchronous Serial Interface) TS inputs- 2 x ASI (Asynchronous Serial Interface) TS outputs- 1 x MPEG TS over UDP/IP input/output- 1 x IF/RF output (36 MHz to 1 GHz)- "SFN Ready" for optional Single Frequency NetworksSupported Xilinx CPLDs- MVD-EV9789-V3 board- Documentationo Hardware setup guideo Schematics and PCB filesInformation you need toaccelerate layout anddevelopment of your ownboard.Xilinx SP605/ML605/KC705 boards arenot included.(available at www.xilinx.com )
Page 1 and 2: IP core solutions forDigital Video
Page 3 and 4: Full hardware UDP/IP StackSupported
Page 5: Companion coresASI ReceiverFunction
Page 9 and 10: LicensingSupportOur cores are sold

IP core solutions for Digital Video Broadcasting - Multi Video Designs

Create successful ePaper yourself

Delete template?

Save as template?