A 40-Gb/s Clock and Data Recovery Circuit in 0.18-um CMOS ...

ePAPER READ

DOWNLOAD ePAPER

tera.yonsei.ac.kr

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

START NOW

Results

Effects of Guard-Ring Structures on the Performance ... - IEEE Xplore

제17회 한국반도체학술대회 - 초고속 회로및 시스템 연구실 - 연세대학교

SOA–EAM Frequency Up/Down-Converters for 60 ... - IEEE Xplore

(12) 등록특허공보(B1) - 초고속 회로및 시스템 연구실 - 연세대학교

Lect. 17: BJT Emitter Follower (Razavi 5.3.3)

Nonlinear Distortion Analysis of Directly Modulated ... - 연세대학교

Lect. 13: High-Frequency Model of MOSFET (4.8)

Losses in single-mode silicon-on-insulator strip waveguides and ...

Gbps급 LVDS I/O에 관한 연구 - 초고속 회로및 시스템 연구실 - 연세대 ...

Results

Conclusion 0.18 – um CMOS technology being used for 40-Gb/s CDR Without inductors, Flip-Flop could sample the 40-Gb/s data with 10GHzclock Decreasing dead-zone by using V to I converter Decreasing phase noise by making VCO with LC, passive components

Page 1 and 2: A 40-Gb/s Clock and Data RecoveryCi
Page 3 and 4: Clock and Data Recovery Circuits Wh
Page 5 and 6: Clock and Data Recovery Building Bl
Page 7 and 8: Clock and Data Recovery Building Bl
Page 9 and 10: Clock and Data Recovery Building Bl
Page 11 and 12: Non-ideal Effects Staggered Outputs
Page 13: Results Test set-up & Experimental

A 40-Gb/s Clock and Data Recovery Circuit in 0.18-um CMOS ...

You also want an ePaper? Increase the reach of your titles

Delete template?

Save as template?