slides - Friedrich-Schiller-Universität Jena

further optimization
improve data layout
improve instruction order
remove unaligned vector load
re-order vector components
fuse several iterations
re-compute tile edges
tile loops for cache reuse
memory hierarchy
use single vector
x (m) + auxilary row