2 - UCSD VLSI CAD Laboratory
2 - UCSD VLSI CAD Laboratory
2 - UCSD VLSI CAD Laboratory
You also want an ePaper? Increase the reach of your titles
YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.
Concurrent Design Milestone3Functional DesignAll structural components included innetlist.Full views of all IP should be available,even if preliminaryInitial IPInitialNetlistiFullNetlistii99% FinalNetlist3- 4weeksFinalNetlist2- 3weeksTape OutPhysical DesignPhysical DesignJan. 2003 APSDAC03 - Physical Chip Implementation 27Concurrent Design Milestone4Functional DesignNetlist should be at or close to tape outquality with respect to size, timing, andfunctionality. Only very small changesexpected between this and the finalnetlistInitial IPInitialNetlistiFullNetlistii99% FinalNetlist3- 4weeksFinalNetlist2- 3weeksTape OutPhysical DesignPhysical DesignJan. 2003 APSDAC03 - Physical Chip Implementation 28
Change language