4-STAGE PRESETTABLE RIPPLE COUNTERS SN54/74LS196 ...

More documents

Recommendations

Info

SN54/74LS196 • SN54/74LS197GUARANTEED OPERATING RANGESSymbol Parameter Min Typ Max UnitVCC Supply Voltage 54744.54.755.05.05.55.25VTA Operating Ambient Temperature Range 5474–550252512570°CIOH Output Current — High 54, 74 –0.4 mAIOL Output Current — Low 54744.08.0mADC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)LimitsSymbol Parameter Min Typ Max Unit Test ConditionsiVIH Input HIGH Voltage 2.0 VVILInput LOW Voltage54 0.774 0.8VGuaranteed Input HIGH Voltage forAll InputsGuaranteed Input LOW Voltage forAll InputsVIK Input Clamp Diode Voltage –0.65 –1.5 V VCC = MIN, IIN = – 18 mAVOHVOLOutput HIGH VoltageOutput LOW Voltage54 2.5 3.5 V VCC = MIN, IOH = MAX, VIN = VIH74 2.7 3.5 Vor VIL per Truth Table54, 74 0.25 0.4 V IOL = 4.0 mA VCC = VCC MIN,VIN =VIL or VIH74 0.35 0.5 V IOL = 8.0 mA per Truth TableIIHIILInput HIGH CurrentData, PLMR, CP0 (LS196)MR, CP0, CP1 (LS197)CP1 (LS196)Data, PLMR, CP0 (LS196)MR, CP0, CP1 (LS197)CP1 (LS196)Input LOW CurrentData, PLMRCP0CP1 (LS196)CP1 (LS197)204040800.10.20.20.4–0.4–0.8–2.4–2.8–1.3µA VCC = MAX, VIN = 2.7 VIOS Short Circuit Current (Note 1) –20 –100 mA VCC = MAXICC Power Supply Current 27 mA VCC = MAXNote 1: Not more than one output should be shorted at a time, nor for more than 1 second.mAmAVCC = MAX, VIN = 7.0 VVCC = MAX, VIN = 0.4 VFAST AND LS TTL DATA5-4
SN54/74LS196 • SN54/74LS197AC CHARACTERISTICS (TA = 25°C)LS196LimitsLS197Symbol Parameter Min Typ Max Min Typ Max Unit Test ConditionsifMAX Maximum Clock Frequency 30 40 30 40 MHztPLHtPHLCP0 Input toQ0 Output8.01315208.0141521nstPLHtPHLCP1 Input toQ1 Output1622243312231935nstPLHtPHLtPLHtPHLCP1 Input toQ2 OutputCP1 Input toQ3 Output38411230576218453442556351637895nsnsVCC = 5.0 VCL = 15 pFtPLHtPHLData to Output2029304418292744nstPLHtPHLPL Input toAny Output2730414526303945nstPHL MR Input to Any Output 34 51 34 51 nsAC SETUP REQUIREMENTS (TA = 25°C)LimitsLS196LS197Symbol Parameter Min Typ Max Min Typ Max Unit Test ConditionsitW CP0 Pulse Width 20 20 nstW CP1 Pulse Width 30 30 nstW PL Pulse Width 20 20 nstW MR Pulse Width 15 15 nsts Data Input Setup Time — HIGH 10 10 ns VCC = 5.0 Vts Data Input Setup Time — LOW 15 15 nsth Data Hold Time — HIGH 10 10 nsth Data Hold Time — LOW 10 10 nstrec Recovery Time 30 30 nsDEFINITIONS OF TERMSSETUP TIME (ts) — is defined as the minimum time requiredfor the correct logic level to be present at the logic input prior tothe clock transition from HIGH to LOW in order to be recognizedand transferred to the outputs.HOLD TIME (th) — is defined as the minimum time followingthe clock transition from HIGH to LOW that the logic level mustbe maintained at the input in order to ensure continued recognition.A negative HOLD TIME indicates that the correct logiclevel may be released prior to the clock transition from HIGH toLOW and still be recognized.RECOVERY TIME (trec) — is defined as the minimum timerequired between the end of the reset pulse and the clocktransition from HIGH to LOW in order to recognize and transferLOW Data to the Q outputs.FAST AND LS TTL DATA5-5
Page 1 and 2: 4-STAGE PRESETTABLERIPPLE COUNTERST
Page 3: SN54/74LS196 • SN54/74LS197FUNCTI

4-STAGE PRESETTABLE RIPPLE COUNTERS SN54/74LS196 ...

Create successful ePaper yourself

Delete template?

Save as template?