Output Prediction Logic: A High Performance CMOS Design ...
Output Prediction Logic: A High Performance CMOS Design ...
Output Prediction Logic: A High Performance CMOS Design ...
You also want an ePaper? Increase the reach of your titles
YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.
VDD<br />
GND<br />
clk<br />
in<br />
a. Early Clock<br />
out<br />
Optimal OPL Clocking<br />
• Consider a gate whose (controlling) input goes low:<br />
output should remain 1<br />
VDD<br />
GND<br />
in<br />
clk<br />
b. Optimal Clock<br />
out<br />
VDD<br />
GND<br />
in<br />
clk<br />
out<br />
c. Late Clock