Output Prediction Logic: A High Performance CMOS Design ...
Output Prediction Logic: A High Performance CMOS Design ...
Output Prediction Logic: A High Performance CMOS Design ...
SHOW LESS
Create successful ePaper yourself
Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.
6<br />
5<br />
4<br />
3<br />
2<br />
0<br />
0.02<br />
0.04<br />
0.06<br />
0.08<br />
1<br />
0<br />
Delay vs. Clock Separation for<br />
OPL-Static NOR3 Chain<br />
0.1<br />
0.12<br />
0.14<br />
0.16<br />
0.18<br />
0.2<br />
0.22<br />
0.24<br />
Wp=4um<br />
Wp=1um<br />
Wp=2um<br />
Static
Change language