Tutorial de VHDL: Contadores y SimulaciÃ³n

More documents

Recommendations

Info

UTN- FRC Centro C.U.D.A.RManfredi Gustavo Ariel-----------------------------------------------------------------------------------------------------------------------------------------------library IEEE;use IEEE.STD_LOGIC_1164.ALL;use IEEE.STD_LOGIC_ARITH.ALL;use IEEE.STD_LOGIC_UNSIGNED.ALL;-- Uncomment the following lines to use the declarations that are-- provided for instantiating Xilinx primitive components.--library UNISIM;--use UNISIM.VComponents.all;entity Contadores isPort ( Dsalida : out std_logic_vector(3 downto 0);Cinicial : in std_logic_vector(3 downto 0);Habilitacion : in std_logic;Reset : in std_logic;Clk : in std_logic);end Contadores;architecture Behavioral of Contadores is--************************************************************Signal Dsalida_se : STD_LOGIC_VECTOR(3 downto 0);beginProcess (clk,reset)beginif (Reset = '1') thenDsalida
UTN- FRC Centro C.U.D.A.RManfredi Gustavo Ariel-----------------------------------------------------------------------------------------------------------------------------------------------end if;end if;end Process;Dsalida
Page 1 and 2: UTN- FRC Centro C.U.D.A.RManfredi G
Page 3: UTN- FRC Centro C.U.D.A.RManfredi G

Tutorial de VHDL: Contadores y SimulaciÃ³n

Create successful ePaper yourself

Delete template?

Save as template?