PCI Express* 3.0 Technology: Device Architecture ... - Intel
PCI Express* 3.0 Technology: Device Architecture ... - Intel
PCI Express* 3.0 Technology: Device Architecture ... - Intel
Create successful ePaper yourself
Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.
Data Buffer Utilization Guided LTRExample: Active Ethernet NIC Sending LTRInitialLatency500µsVery LowPowerA new LTR value is in effect no later than the value sent in the previous LTR msgLatency500µsecHighPowerPlatform Components Power StateLowHigh LowPowerPower PowerLowPowerVery LowPower500µs(<strong>PCI</strong>e) BusTransactions600µs100µs 100µs<strong>Device</strong>Buffer<strong>Device</strong>LTR ThresholdBuffer100µs100usTimeoutIdleIdle24Network DataTimeoutLTR = 100µsLTR = 500µsExample use of buffering to give latency guidance<strong>PCI</strong> <strong>Express*</strong> (<strong>PCI</strong>e*) <strong>Technology</strong>24
Change language