Xilinx XC95108 In-System Programmable CPLD datasheet, v3.0 (12 ...

ePAPER READ

DOWNLOAD ePAPER

hep.physics.lsa.umich.edu

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

START NOW

XC95108 In-System Programmable CPLDJTAG Port13JTAGControllerIn-System Programming ControllerI/OI/O1836FunctionBlock 1Macrocells1 to 18I/OI/OI/OI/OI/OI/OI/O/GCKI/O/GSRI/O/GTS312I/OBlocksFastCONNECT Switch Matrix181818363636FunctionBlock 2Macrocells1 to 18FunctionBlock 3Macrocells1 to 18FunctionBlock 4Macrocells1 to 181836FunctionBlock 5Macrocells1 to 181836FunctionBlock 6Macrocells1 to 18Figure 2: XC95108 ArchitectureX5897Note: Function Block outputs (indicated by the bold line) drive the I/O Blocks directly2 December 4, 1998 (Version 3.0)

82S23/82S123 256-bit TTL bipolar PROM (32 x 8)

256 x 9, 512 x 9, 1K x 9, 2K x 9, 4K x 9 Cascadable FIFO

74F74 Dual D-Type Positive Edge-Triggered Flip-Flop

74F827 74F828 10-Bit Buffers/Line Drivers

DS90C031 LVDS Quad CMOS Differential Line Driver

28f010 1024k (128k x 8) cmos flash memory - The home page for ...

Dual TTL to Differential PECL Translator MC10ELT22 MC100ELT22

Differential PECL to TTL Translator MC10ELT21 MC100ELT21

Digital Semiconductor 21164 Alpha Microprocessor Hardware ...

octal d-type flip-flop with 3-state outputs mc54/74f374 - Server Die

Page 1: ®1XC95108 In-System ProgrammableCP
Page 5 and 6: XC95108 In-System Programmable CPLD
Page 7 and 8: XC95108 In-System Programmable CPLD

Xilinx XC95108 In-System Programmable CPLD datasheet, v3.0 (12 ...

Create successful ePaper yourself

Delete template?

Save as template?