13.07.2015 Views

Intel® 4 Series Chipset Family Specification Update

Intel® 4 Series Chipset Family Specification Update

Intel® 4 Series Chipset Family Specification Update

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

Errataplayback is moved between 2 display devices with video overlay scalingenabledSystems using Microsoft Windows XP* are not affectedWorkaround: A graphics driver update has been identified and may be implemented tomitigate this erratumStatus:No Fix9. Intel® 4 <strong>Series</strong> Express <strong>Chipset</strong>s C3/C4 Shutdown IssueProblem:The Intel® Q45/Q43/B43/G45/G43/P45/P43 Express <strong>Chipset</strong> platform mayexhibit display corruption or system hang while exiting C3 or C4 stateImplication: This may result in indeterminate system behaviorWorkaround: A BIOS code change has been identified and may be implemented as aworkaround for this erratumStatus:No Fix10. Intel® 4 <strong>Series</strong> Express <strong>Chipset</strong> PCIe* Root Port May Not Initiate LinkSpeed ChangeProblem:PCIe specification rev 2.0 requires the upstream component to maintain thePCIe link at the target link speed or the highest speed supported by bothcomponents on the link, whichever is lower. PCIe root port will not initiate thelink speed change without being triggered by the software. System BIOS willtrigger the link speed change under normal boot scenarios. However, BIOS isnot involved in some scenarios such as link disable/re-enable or secondarybus reset and therefore the speed change may not occur unless initiated bythe downstream component. This erratum does not affect the ability of thedownstream component to initiate a link speed change. All known 5.0Gb/scapablePCIe downstream components have been observed to initiate the linkspeed change without relying on the root port to do so.Implication: Due to this erratum, the PCIe root port may not initiate a link speed changeduring some hardware scenarios causing the PCIe link to operate at a lowerthan expected speed. Intel has not observed this erratum with anycommercially available platform.Workaround: None identified.Status:No Fix.11. Intel® 4 <strong>Series</strong> Express <strong>Chipset</strong>s DDR3 1066MHz 1N Mode IssueProblem:The Intel® 4 <strong>Series</strong> Express <strong>Chipset</strong> platform may violate DDR3 JEDEC* Specfor CMD-to-CLK hold time (tIH) when running DDR3 1066MHz memory in 1Nmode using 1DIMM/channel configuration.<strong>Specification</strong> <strong>Update</strong> 15

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!