Counter design; Self-starting counters

Overview
Last lecture
Introduction to finite state machines
State diagrams
Counters as finite state machines
Counter design
Today
Finish counter design
Our last design example
Self-starting counters
CSE370, Lecture 20
Example: A 5-state counter
Counter repeats 5 states in sequence
Sequence is 000, 010, 011, 101, 110, 000 (not binary)
Step 1: State diagram Step 2: State transition table
Assume D flip-flops
010
000
CSE370, Lecture 20
011
110
101
5-state counter (con’t)
CLK
A'
C'
B'
A
CSE370, Lecture 20
Present State Next State
C B A C+ B+ A+
0 0 0 0 1 0
0 0 1 – – –
0 1 0 0 1 1
0 1 1 1 0 1
1 0 0 – – –
1 0 1 1 1 0
1 1 0 0 0 0
1 1 1 – – –
Step 4: Implement the design
D Q C D Q B D Q A
B
C'
1
3
5
Review: Counter design procedure
1. Draw a state diagram
2. Draw a state-transition table
3. Encode the next-state functions
Minimize the logic using k-maps
4. Implement the design
CSE370, Lecture 20
CSE370, Lecture 20
Example: A 5-state counter
5-state counter (con’t)
Step 3: Encode the next state functions
C+ C B+ A+
C
C
A
0 0 0 X
X 1 X 1
B
A
1 1 0 X
X 0 X 1
C+ = A B+ = B' + A'C'
5-state counter (con’t)
Is our design robust?
What if the counter starts in a 111 state?
CSE370, Lecture 20
Does our counter get
stuck in invalid states???
001
100
111
010
000
011
B
110
101
A
0 1 0 X
X 1 X 0
B
A+ = BC'
2
4
6

5-state counter (con’t)
Back-annotate our design to check it
Fill in state transition table
Present State Next State 001
C B A C+ B+ A+
000 110
0 0 0 0 1 0
0 0 1 1 1 0
0
0
1
1
0
1
0
1
1
0
1
1
010
101
1
1
1
0
0
1
0
1
0
0
1
0
1
1
0
0
0
0
100
011
1 1 1 1 0 0
111
CSE370, Lecture 20
Draw state diagram
The proper methodology is to design
your counter to be self-starting
Next subject: Finite-state machines
Generalize the counter-design methodology
State machines have input signals
State machines have complex transitions
Finite-state machines control digital systems
The core of digital design
CSE370, Lecture 20
7
9
Self-starting counters
Invalid states should always transition to valid states
Assures startup
Assures bit-error tolerance
Design your counters to be self-starting
Draw all states in the state diagram
Fill in the entire state-transition table
May limit your ability to exploit don't cares
Choose startup transitions that minimize the logic
CSE370, Lecture 20
8