16.07.2013 Views

Download Full Paper - Sathyabama University

Download Full Paper - Sathyabama University

Download Full Paper - Sathyabama University

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

Balwinder Raj et al : Analytical Modeling of Nanoscale Double Gate FinFET Device<br />

Modeling” <strong>University</strong> Of California At Berkeley,<br />

Berkeley, Ca 94720-1770.<br />

[14] G. Gildenblat, T.-L. Chen, X. Gu, H. Wang and X.<br />

Cai, “An Advanced Surface-Potential-Based<br />

Compact MOSFET Model (invited)”, IEEE 2003<br />

Custom Integrated Circuits Conference.<br />

71<br />

[15] Y.-K. Choi, N. Lindert, P. Xuan, S. Tang, D. Ha, E.<br />

Anderson, T.-J. King, J. Bokor, C. Hu, 2001. “Sub-<br />

20nm CMOS FinFET Technologies” , IEEE Iedm<br />

Technical Digest, P.421-424,<br />

[16] Sung-Mo Kang and Yusuf Leblebici,1999. “CMOS<br />

Digital Integrated Cicuits” , Second edition

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!