16.10.2012 Views

Design of De-Emphasis and Equalization Circuits for Gigabit Serial ...

Design of De-Emphasis and Equalization Circuits for Gigabit Serial ...

Design of De-Emphasis and Equalization Circuits for Gigabit Serial ...

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

Receive Passive <strong>Equalization</strong><br />

� Xilinx Virtex II Pro test board<br />

spinh<br />

spinl<br />

50<br />

1<br />

50 25<br />

2<br />

4<br />

ref<br />

0<br />

3<br />

12p<br />

12p<br />

25<br />

vee<br />

DIS<br />

Vdd<br />

Vss<br />

U2<br />

rxcurrsrc13<br />

vee<br />

1m<br />

inh<br />

inl outl<br />

Vss<br />

U1<br />

rxip13<br />

Vdd<br />

1m<br />

vee<br />

outh

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!