Version 04

More documents

Recommendations

Info

HY11S14 HY-IDE Hardware User’s Manual 4. HY-IDE Target Board 4.1. Diagram HY-IDE Target Board facilitates users to design circuit and to connect the circuit to the ICE Board. Target Board equips with basic circuit and components, according to circuit requirements, users can connect the circuit and the self-designed PCB board through I/O or Analog Ports. The relative peripherals include oscillator (CR1, CR2), EEPROM (U2), MAX232 (U3), RS232 connector (CON1), Regulator (U4), LED (D2~D9), Key Switch (S3~S8) and Buzzer (U5). Target Board of DK2 is illustrated as in Figure 8. Target Board of DK03 is illustrated as in Figure 9. JP6 D2 D3 D4 D5 D6 D7 D8 D9 2 4 6 1 3 5 JP2 2 4 6 8 1 3 5 7 JP1 2 4 1 3 JP8 2 4 6 8 10 12 14 16 18 20 1 3 5 7 9 11 13 15 17 19 8 10 12 7 9 11 JP3 2 4 6 8 10 12 14 16 18 20 22 24 26 28 1 3 5 7 9 11 13 15 17 19 21 23 25 27 2 4 6 8 JP1 10 12 14 16 18 20 22 24 26 28 30 32 34 36 38 40 42 44 ON S9 1 3 5 7 9 11 13 15 17 19 21 23 25 27 29 31 33 35 37 39 41 43 EEPROM Sel 1 2 3 J3 98100 102 104 106 108 110 112 114 116 118 120 122 124 126 128 J6 97 99 98 100 102 104 106 108 110 112 114 116 118 120 122 124 126 128 1 101 103 105 107 109 111 113 115 117 119 121 123 125 127 2 96 94 92 90 88 86 84 82 80 78 76 74 72 70 68 66 96 94 92 90 88 86 84 82 80 78 76 74 72 70 68 66 95 93 91 89 87 85 83 81 79 77 75 73 71 69 67 65 95 93 91 89 87 85 83 81 79 77 75 73 71 69 67 65 97 99 101 103 105 107 109 111 113 115 117 119 121 123 125 127 3 4 5 6 ON CR1 7 8 S1 CR2 9 . JP12 10 2 1 11 4 3 12 6 5 13 8 7 14 15 16 17 18 18 20 21 45 47 49 51 53 55 57 59 61 63 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 46 48 50 52 54 56 58 60 62 64 41 43 41 43 42 44 42 44 39 39 40 40 37 37 38 38 35 35 36 36 33 33 34 34 Select WP EXT 3V Current U5 BZ 3 2 1 J2 2 1 J1 S2 24C02 U2 VBAT JP4 1 V1 2 1 JP5 1 VSSBAT U4 GS2612 VDD SDI SCK SDO CS VSS VPP PT1.0 PT1.1 PT1.5 VDD VSS 2 J9 1 1 2 3 4 5 6 CON1 SPI J7 6 5 4 3 2 1 OTP J8 29 31 33 35 37 39 30 32 34 36 38 40 1 3 5 7 9 11 13 15 17 19 21 23 25 27 29 31VIN 1 3 5 7 9 11 13 15 17 19 21 23 25 27 29 31VIN 2 4 6 8 10 12 14 16 18 20 22 24 26 28 30 32 VDDBAT 2 4 6 8 10 12 14 16 18 20 22 24 26 28 30 32 VDDBAT J13 POWER U3 J5 S3_RST S4_PT1.0 S5_PT1.1 S6 S7 S8 1 ON S10 2 4 6 8 10 12 RXD 2 JP9 1 3 5 7 9 11 3 TXD Rs232 Sel 1 2 MAX 232 1 2 3 4 5 6 7 8 9 Figure 8 © 2009-2012 HYCON Technology Corp www.hycontek.com APD-HYIDE005-V04_EN page14
HY11S14 HY-IDE Hardware User’s Manual JP6 J16 D2 D3 D4 D5 D6 D7 D8 D9 2 4 6 1 3 5 JP2 JP8 8 10 12 7 9 11 JP3 2 4 6 8 JP1 10 12 14 16 18 20 22 24 26 28 30 32 34 36 38 40 42 44 ON S9 1 3 5 7 9 11 13 15 17 19 21 23 25 27 29 31 33 35 37 39 41 43 EEPROM Sel 1 2 3 J3 J6 1 2 3 4 5 6 7 8 9 96 94 92 90 88 86 84 82 80 78 76 74 72 70 68 66 96 94 92 90 88 86 84 82 80 78 76 74 72 70 68 66 95 93 91 89 87 85 83 81 79 77 75 73 71 69 67 65 95 93 91 89 87 85 83 81 79 77 75 73 71 69 67 65 ON CR1 S1 CR2 10 11 12 13 14 15 16 17 18 18 20 21 EXT 3V U5 U2 VBAT JP4 1 3 2 2 V1 1 1 J2 S2 2 JP5 1 1 J1 VSSBAT U4 2 J9 1 VDD SDI SCK SDO CS VSS VPP PT1.0 PT1.1 PT1.5 VDD VSS 1 2 3 4 5 6 J7 J8 JP1 BZ JP12 2 1 4 3 6 5 8 7 10 9 12 11 1 3 5 7 9 11 13 15 17 19 21 23 25 27 29 31VIN 1 3 5 7 9 11 13 15 17 19 21 23 25 27 29 31VIN 2 4 6 8 10 12 14 16 18 20 22 24 26 28 30 32 VDDBAT 2 4 6 8 10 12 14 16 18 20 22 24 26 28 30 32 VDDBAT . J5 J13 POWER ON S10 RXD TXD Rs232 Sel 1 2 MAX 232 S3_RST S4_PT1.0 S5_PT1.1 S6 S7 S8 1 2 JP9 3 2 1 4 3 6 5 8 7 10 9 12 11 Figure 9 © 2009-2012 HYCON Technology Corp www.hycontek.com APD-HYIDE005-V04_EN page15
Page 1 and 2: HY11S14 Hardware User’s Manual .
Page 3 and 4: HY11S14 HY-IDE Hardware User’s Ma
Page 13: HY11S14 HY-IDE Hardware User’s Ma
Page 25 and 26: 1 2 3 4 8 7 6 5 2 4 6 8 1 3 5 7 9 2
Page 31: HY11S14 HY-IDE Hardware User’s Ma

Version 04

You also want an ePaper? Increase the reach of your titles

Delete template?

Save as template?