20090528 c20090515 [60].pdf 18192KB May 29 2009 05:10:11 PM
20090528 c20090515 [60].pdf 18192KB May 29 2009 05:10:11 PM
20090528 c20090515 [60].pdf 18192KB May 29 2009 05:10:11 PM
You also want an ePaper? Increase the reach of your titles
YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.
designideas<br />
only the resolution of the<br />
amplify interval’s timing<br />
limits gain-set resolution<br />
(figures 2 and 3). This circuit<br />
also has <strong>10</strong>V outputamplitude<br />
capability—two<br />
to four times greater than<br />
that of monolithic digitally<br />
programmable-gain instrumentation<br />
amplifiers.<br />
The inherent noise and<br />
dc accuracy of the chosen<br />
op amp, the accuracy and<br />
repeatability of the timing<br />
of exponential generation, ADC sampling<br />
resolution, and RC-time-constant<br />
stability are the main limits on<br />
signal-processing performance and the<br />
amplifier’s precision—for example, its<br />
gain-programming accuracy, dc error,<br />
noise, and jitter. In the circuit, 1 nsec<br />
of the amplify-interval timing error or<br />
jitter equates to 0.007% of gain-programming<br />
error.EDN<br />
REFERENCE<br />
1<br />
Woodward, W Stephen, “Flying<br />
capacitor and negative time constant<br />
make digitally programmable-gain instrumentation<br />
amplifier,” EDN, Feb 5,<br />
<strong>2009</strong>, pg 48, www.edn.com/article/<br />
CA6632372.<br />
2V INN<br />
HOLD<br />
T=R 4 C<br />
V OUTN ACQUIRE AMPLIFY<br />
SAMPLE AND<br />
HOLD CONVERT HOLD HOLD<br />
T=RC<br />
T=R 4 C<br />
MULTIPLEXER ADDRESS ADDRESS=N ADDRESS=0 ADDRESS=M ADDRESS=0<br />
t=<br />
LOG 2 (GAIN)1<br />
ACQUIRE<br />
SAMPLE AND<br />
CONVERT HOLD<br />
T=RC<br />
AMPLIFY<br />
Figure 2 Only the resolution of the amplify interval’s timing limits gain-set resolution.<br />
64<br />
<strong>60</strong><br />
56<br />
52<br />
48<br />
44<br />
40<br />
GAIN 36<br />
32<br />
28<br />
24<br />
20<br />
16<br />
12<br />
8<br />
4<br />
0<br />
0 <strong>10</strong> 20 30 40 50<br />
TIME (SEC)<br />
Figure 3 This graph of input- and output-voltage gain shows the time elapsed<br />
since the track/amplify-logic transition.<br />
T<br />
Simple circuit smoothly<br />
drives stepper motors<br />
Uwe Schüler, Institute of Physiology,<br />
Tübingen, Germany<br />
The circuit in this Design Idea drives lowpower,<br />
unipolar stepper motors using only a<br />
<br />
shift register, a few resistors, and low-power transistors.<br />
Adding an inexpensive 4<strong>05</strong>3 analog switch allows<br />
bidirectional switching. Compared with other<br />
simple stepper-motor-drive circuits, it has betterthan-half-step<br />
characteristics (Figure 1).<br />
After power-up, all shift-register outputs are in a<br />
zero state. Pin QP3 feeds back to the serial input<br />
through an inverter—transistor Q 5<br />
in Figure 2 and<br />
analog-switch IC 2<br />
in Figure 3. The circuit generates<br />
a sequence of four ones and then four zeros. You can<br />
use this pattern to drive, for example, NPN transistors<br />
with emitters that tie to ground and collectors<br />
that tie to the stepper-motor coils. However,<br />
Figure 1 An oscilloscope snapshot shows the base voltages of Q 1<br />
and Q 2<br />
in figures 2 and 3.<br />
48 EDN | MAY 28, <strong>2009</strong>