Migrating from PowerQUICC II Pro to QorIQ's P1010 - Freescale

More documents

Recommendations

Info

• Setup interrupt vector table lis r1,TEXT_BASE@h mtspr IVPR,r1 li r1,0x0100 mtspr IVOR0,r1 /* 0: Critical input */ • Initialize decrementer, enable machine check & branch prediction li r0,0x0000 lis r1,0xffff mtspr DEC,r0 /* prevent dec exceptions */ mttbl r0 /* prevent fit & wdt exceptions */ mttbu r0 mtspr TSR,r1 /* clear all timer exception status */ mtspr TCR,r0 /* disable all */ mtspr ESR,r0 /* clear exception syndrome register */ mtspr MCSR,r0 /* machine check syndrome register */ mtxer r0 /* clear integer exception register */ /* Enable Time Base and Select Time Base Clock */ lis r0,HID0_EMCP@h /* Enable machine check */ ori r0,r0,HID0_ENMAS7@l /* Enable 36 bit phys MAS7 */ ori r0,r0,HID0_TBEN@l /* Enable Timebase */ mtspr HID0,r0 /* Enable Branch Prediction */ li r0,0x201 /* BBFI = 1, BPEN = 1 */ mtspr BUCSR,r0 TM 70 Freescale, the Freescale logo, AltiVec, C-5, CodeTEST, CodeWarrior, ColdFire, C-Ware, the Energy Efficient Solutions logo, mobileGT, PowerQUICC, QorIQ, StarCore and Symphony are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. BeeKit, BeeStack, ColdFire+, CoreNet, Flexis, Kinetis, MXC, Platform in a Package, Processor Expert, QorIQ Qonverge, Qorivva, QUICC Engine, SMARTMOS, TurboLink, VortiQa and Xtrinsic are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © 2011 Freescale Semiconductor, Inc.
• AS=0 -> AS=1 /* create a temp mapping in AS=1 to the 4M boot window */ lis r6,FSL_BOOKE_MAS0(1, 15, 0)@h ori r6,r6,FSL_BOOKE_MAS0(1, 15, 0)@l lis r7,FSL_BOOKE_MAS1(1, 1, 0, 1, BOOKE_PAGESZ_4M)@h ori r7,r7,FSL_BOOKE_MAS1(1, 1, 0, 1, BOOKE_PAGESZ_4M)@l lis r8,FSL_BOOKE_MAS2(TEXT_BASE & 0xffc00000, (MAS2_I|MAS2_G))@h ori r8,r8,FSL_BOOKE_MAS2(TEXT_BASE & 0xffc00000, (MAS2_I|MAS2_G))@l /* The 85xx has the default boot window 0xff800000 - 0xffffffff */ lis r9,FSL_BOOKE_MAS3(0xffc00000, 0, (MAS3_SX|MAS3_SW|MAS3_SR))@h ori r9,r9,FSL_BOOKE_MAS3(0xffc00000, 0, (MAS3_SX|MAS3_SW|MAS3_SR))@l mtspr MAS0,r6 mtspr MAS1,r7 mtspr MAS2,r8 mtspr MAS3,r9 isync msync tlbwe /* lis r6,MSR_CE|MSR_ME|MSR_DE|MSR_IS|MSR_DS@h ori r6,r6,MSR_CE|MSR_ME|MSR_DE|MSR_IS|MSR_DS@l lis r7,switch_as@h ori r7,r7,switch_as@l mtspr SPRN_SRR0,r7 mtspr SPRN_SRR1,r6 rfi TM 71 Freescale, the Freescale logo, AltiVec, C-5, CodeTEST, CodeWarrior, ColdFire, C-Ware, the Energy Efficient Solutions logo, mobileGT, PowerQUICC, QorIQ, StarCore and Symphony are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. BeeKit, BeeStack, ColdFire+, CoreNet, Flexis, Kinetis, MXC, Platform in a Package, Processor Expert, QorIQ Qonverge, Qorivva, QUICC Engine, SMARTMOS, TurboLink, VortiQa and Xtrinsic are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © 2011 Freescale Semiconductor, Inc.
Page 1 and 2:
January 2012 TM Freescale, the Free
Page 3 and 4:
• Introduction to P1010 QorIQ Pla
Page 5 and 6:
Performance & Power PowerQUICC II P
Page 7 and 8:
• New IPs/blocks − Integrated F
Page 9 and 10:
• Up to 1.2 GHz (800 MHz in P1010
Page 11 and 12:
• DDR memory controller − DDR3
Page 13 and 14:
•eTSEC MAC controllers support 10
Page 15 and 16:
• Dual SATA 3 Gbps controllers wi
Page 17 and 18: • Pin multiplexing is available b
Page 19 and 20: • SerDes I/O port multiplexing (t
Page 21 and 22: • USB 2.0 host and device control
Page 23: • Power sequencing is different f
Page 26 and 27: • P1/P2 platforms have power on r
Page 28 and 29: • DDR3 guidelines available from
Page 30 and 31: Following applies for both PowerQUI
Page 32 and 33: TM Freescale, the Freescale logo, A
Page 34 and 35: • Power-on reset sequence is sign
Page 36 and 37: TM 38 • Supports DDR asynchronous
Page 38 and 39: TM Freescale, the Freescale logo, A
Page 40 and 41: • Power Architecture cores operat
Page 42 and 43: e500v2 BBEAR BBTAR BUCSR L1 Cache L
Page 44 and 45: Main Program TM PC → SRR0 MSR →
Page 46 and 47: e500v2 Translations Address Space |
Page 48 and 49: • Integer arithmetic, compare, lo
Page 50 and 51: • Processor control − All move
Page 52 and 53: Reset Branch to FFFFF000 Invalidate
Page 54 and 55: Operating Systems, Software IDE, Co
Page 56 and 57: To LAN To WAN PHY PHY PHY PHY PHY G
Page 58 and 59: To LAN WiFi • e300 based platform
Page 60 and 61: ►New board design required for Qo
Page 62: ►Migration from e300 to e500 base
Page 65 and 66: Interrupt Type e300 e500 System res
Page 67: • After reset, by default, the fi
Page 71 and 72: Mnemonic e300 e500 eieio √ Replac
show all

Migrating from PowerQUICC II Pro to QorIQ's P1010 - Freescale

Create successful ePaper yourself

Delete template?

Save as template?