13.07.2015 Views

SFF-8449 - HD MANAGEMENT INTERFACE v1.1

SFF-8449 - HD MANAGEMENT INTERFACE v1.1

SFF-8449 - HD MANAGEMENT INTERFACE v1.1

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

Development *** THIS IS NOT A FINAL DRAFT *** <strong>SFF</strong>-<strong>8449</strong> Rev 1.1Mask AssertTimeMask DeassertTimeApplication orRate SelectChange TimePower_over-rideor Power-setAssert TimePower_over-rideor Power-setset (value = 1b) and IntL asserted.See <strong>SFF</strong>-8636.ton_mask 100 ms Time from mask bit set (value = 1b) 1until associated IntL assertion isinhibited . See <strong>SFF</strong>-8636.toff_mask 100 ms Time from mask bit cleared (value =0b) 1 until associated IntL operationresumes. See <strong>SFF</strong>-8636.t_ratesel 100 ms Time from change of state ofApplication or Rate Select bit 1 untiltransmitter or receiver bandwidth isin conformance with appropriatespecification. See <strong>SFF</strong>-8636.ton_Pdown 100 ms Time from P_Down bit set (value = 1b) 1until module power consumption reachesPower Level 1. See <strong>SFF</strong>-8636.toff_Pdown 300 ms Time from P_Down bit cleared (value =0b) 1 until the module is fullyfunctional 3 See <strong>SFF</strong>-8636.Deassert TimeNote 1. Measured from falling clock edge after stop bit of write transactionNote 2. Power on is defined as the instant when supply voltages reach andremain at or above the minimum level specified in Table TBDNote 3. Fully functional is defined as IntL asserted due to data not readybit, bit 0 byte 2, deasserted. The module should also meet optical andelectrical specifications.Note 4. Measured from falling clock edge after stop bit of read transactionTiming requirements for TX and RX squelch and disable controls are defined in table5.Table 5. Squelch & Disable Control TimingParameter Symbol Max Unit ConditionsRx SquelchAssert Timeton_Rxsq 80 us Time from loss of Rx input signaluntil the squelched outputRx SquelchDeassert TimeTx SquelchAssert TimeTx SquelchDeassert TimeTx DisableAssert TimeTx DisableDeassert TimeRx OutputDisable AssertTimeRx OutputDisable DeassertTimeSquelch DisableAssert Timecondition is reached.toff_Rxsq 80 us Time from resumption of Rx inputsignals until normal Rx outputcondition is reached.ton_Txsq 400 ms Time from loss of Tx input signaluntil the squelched outputcondition is reached.toff_Txsq 400 ms Time from resumption of Tx inputsignals until normal Tx outputcondition is reached.ton_txdis 100 ms Time from Tx Disable bit set(value = 1b) 1 until optical outputfalls below 10% of nominal. See<strong>SFF</strong>-8636.toff_txdis 400 ms Time from Tx Disable bit cleared(value = 0b) 1 until optical outputrises above 90% of nominal. See<strong>SFF</strong>-8636.ton_rxdis 100 ms Time from Rx Output Disable bitset (value = 1b) 1 until Rx outputfalls below 10% of nominal. See<strong>SFF</strong>-8636.toff_rxdis 100 ms Time from Rx Output Disable bitcleared (value = 0b) 1 until Rxoutput rises above 90% of nominal.See <strong>SFF</strong>-8636.ton_sqdis 100 ms This applies to Rx and Tx Squelchand is the time from bit set1<strong>HD</strong> Management Interface Page 14

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!