SoC Design Flow & Tools: SoC Testing
SoC Design Flow & Tools: SoC Testing
SoC Design Flow & Tools: SoC Testing
SHOW LESS
- No tags were found...
You also want an ePaper? Increase the reach of your titles
YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.
Remarksl Advantages– Embedded cores can be tested and debugged as astand-alone device.– Transition from core-level test to chip level test issimple.– A slight increase in overall package pin count anddesign complexity.l Drawbacks– Not scalable.• The complexity of control logic and test circuitry growswith the number of embedded cores.– Long test time.• Blocks are tested sequentially.37
Change language