13.07.2015 Views

MASSACHVSETTS INSTITVTE OF TECHNOLOGY 6.004 ...

MASSACHVSETTS INSTITVTE OF TECHNOLOGY 6.004 ...

MASSACHVSETTS INSTITVTE OF TECHNOLOGY 6.004 ...

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

Problem Set #2 page 7 of 8Problem 6: Latches and Flip-flops [No Collaboration]Given the following sequences A and B, draw the timing diagrams for the outputs Q1, Q2,and Q3. All the signals are positive logic, and reset overrides set on the RS Latch. Assumesetup and hold times are met in all cases and that the propagation delay is negligible. Also,assume a low signal as the initial value for Q1, Q2, and Q3.ABTransparent latchD flip-flopRS LatchABDGQQ1 A D QBQ2ABRSQQ3<strong>6.004</strong> Spring 1997 2/11/97

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!