A 2-Slot Time-Division Multiplexing (TDM) Interconnect ... - SLIP

ePAPER READ

DOWNLOAD ePAPER

sliponline.org

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

START NOW

Future Work!Circuit Level Analysis!Wire sharing efficiency!Impact of inter-clock period idleness onmicroarchitecture25 SLIP 2004

A Fast Hierarchical Quadratic Placement Algorithm - UCSD VLSI ...

System Level Interconnect Prediction 2004 - SLIP

Highly Scalable Algorithms for Rectilinear and Octilinear Steiner Trees

2001 technology roadmap for semiconductors - Computer - SLIP

Conclusion!Simple wire sharing technique proposed!Takes advantage of the interconnectidleness!Over 20% reduction in the number of metallayers!15% average increase in the dynamic power24 SLIP 2004

Future Work!Circuit Level Analysis!Wire sharing efficiency!Impact of inter-clock period idleness onmicroarchitecture25 SLIP 2004

Page 2: Outline!Motivation!TDM technique fo
Page 10 and 11: Source/Sink ProximitySet of sources
Page 12 and 13: Run Length ProximitySource!TDM tech
Page 15 and 16: System Level ModelTechnologyparamet
Page 18 and 19: Assumptions for Case Study!0.1µ te
Page 20 and 21: Dynamic Power30% increase in dynami
Page 22 and 23: Test Case30Area = 3 sq. cm.25% chan

A 2-Slot Time-Division Multiplexing (TDM) Interconnect ... - SLIP

Create successful ePaper yourself

Delete template?

Save as template?