A 2-Slot Time-Division Multiplexing (TDM) Interconnect ... - SLIP

13.07.2015 • Views

Share Embed Flag

A 2-Slot Time-Division Multiplexing (TDM) Interconnect ... - SLIP

A 2-Slot Time-Division Multiplexing (TDM) Interconnect ... - SLIP

DOWNLOAD ePAPER

sliponline.org

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

START NOW

Inter-clock Period Idleness (contd..)ClockAC<strong>Interconnect</strong> 1E<strong>Interconnect</strong> 2A E CShared interconnect8 <strong>SLIP</strong> 2004

2
8
10
11
12
13
15
16
18
19
20
21
22
23
24
25

Fast Dual Graph Based Hotspot Detection

A Fast Hierarchical Quadratic Placement Algorithm - UCSD VLSI ...

System Level Interconnect Prediction 2004 - SLIP

Highly Scalable Algorithms for Rectilinear and Octilinear Steiner Trees

2001 technology roadmap for semiconductors - Computer - SLIP

Inter-clock Period Idleness (contd..)ClockAC<strong>Interconnect</strong> 1E<strong>Interconnect</strong> 2A E CShared interconnect8 <strong>SLIP</strong> 2004

Page 2: Outline!Motivation!TDM technique fo
Page 11 and 12: Layout Example 1 - Source/Sink Prox
Page 13: Layout Example 2 - Run Length Proxi
Page 16: System Level ModelLogicdescription
Page 19 and 20: Metal Layers% reduction in metal la
Page 21 and 22: Transistor-limited Area% increase i
Page 23 and 24: Results! Wire-limited area = 3 sq.c
Page 25: Future Work!Circuit Level Analysis!