application switching
Selecting eGaN® FET Optimal On-Resistance - EPC
Selecting eGaN® FET Optimal On-Resistance - EPC
- No tags were found...
You also want an ePaper? Increase the reach of your titles
YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.
WHITE PAPER: WP011<br />
Selecting eGaN® FET Optimal On-Resistance<br />
• Diode losses will vary with die size, but this variation is neglected for the optimization process for simplicity. The diode losses will vary inversely to other charge<br />
dependent losses with die size (will actually get smaller with increased die size), but this variation is assumed small in comparison to that of the charge dependent<br />
losses.<br />
• The current at turn-on and turn-off are assumed equal and the influence of inductor current ripple is ignored. To quantify the error of doing so, consider turn on at<br />
I L<br />
-I P<br />
and turn off at I L<br />
+I P<br />
, then the turn-on/off losses are:<br />
[<br />
V ⋅ ( I + I ) V ⋅ ( I<br />
k +<br />
2<br />
2<br />
− I )<br />
k<br />
]<br />
⋅Q<br />
⋅ A ⋅ f<br />
[<br />
V ⋅ ( I ) V ⋅ ( I ) V ⋅ ( I ) V ⋅ ( I<br />
= k + k + k −<br />
2<br />
2<br />
2<br />
2<br />
)<br />
k<br />
]<br />
[<br />
V ⋅ ( I ) V ⋅ ( I ) ( )<br />
]<br />
= k + k − k ⋅Q<br />
⋅ A ⋅ fSW<br />
2<br />
2<br />
BUS<br />
BUS<br />
BUS<br />
L<br />
L<br />
L<br />
P<br />
ON<br />
ON<br />
BUS<br />
BUS<br />
BUS<br />
P<br />
L<br />
L<br />
ON<br />
OFF<br />
P<br />
OFF<br />
OFF<br />
BUS<br />
P<br />
SW , A<br />
SW , A<br />
ON<br />
SW<br />
BUS<br />
P<br />
OFF<br />
⋅ Q<br />
SW , A<br />
⋅ A⋅<br />
f<br />
SW<br />
So the error is an underestimation for eGaN FETs:<br />
I<br />
p<br />
( kON<br />
kOFF)<br />
I<br />
L<br />
⋅ k<br />
≈<br />
1<br />
3<br />
I<br />
I<br />
p<br />
L<br />
≈<br />
1<br />
6<br />
I<br />
I<br />
pp<br />
L<br />
for a peak to peak ripple = 30%, then error = 5% (even smaller for MOSFET, where k ON<br />
and k OFF<br />
values are almost equal.<br />
• Error for soft-<strong>switching</strong> devices where Q G<br />
is used on driver loss and incorrectly includes Q GD<br />
. This error, Q GD<br />
/Q G<br />
is about 30% over estimation of soft <strong>switching</strong> gate<br />
drive losses.<br />
Table 3: State of the art MOSFETs normalized to 1 Ω typical R DS(ON)<br />
for difference voltage ratings<br />
EPC – EFFICIENT POWER CONVERSION CORPORATION | WWW.EPC-CO.COM | COPYRIGHT 2013 | | PAGE 9