Stability of the Master Oscillator for FLASH at DESY
Stability of the Master Oscillator for FLASH at DESY
Stability of the Master Oscillator for FLASH at DESY
You also want an ePaper? Increase the reach of your titles
YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.
Figure 63: Blockdiagram <strong>of</strong> 1300 MHz high power part <strong>Master</strong> <strong>Oscill<strong>at</strong>or</strong><br />
from power supply cr<strong>at</strong>e<br />
from 1.3 GHz PLL<br />
+12 V<br />
Gnd<br />
+Vs DVM<br />
+12 V/5 A<br />
Gnd<br />
Monitor Input signal<br />
J8<br />
J9<br />
J10<br />
J11<br />
J12 FS1<br />
6.3 A medium<br />
+20 dBm<br />
1300 MHz<br />
to AD8302 boards<br />
to DVM<br />
J13<br />
3194-30 Power amp 3194-30<br />
ARRA<br />
ARRA<br />
coupling = 30 dB<br />
coupling = 30 dB<br />
J1 main line loss = 0,3 dB<br />
main line loss = 0,3 dB J2<br />
-13 dBm<br />
3 1/2 Digit DVM Module (LED Display)<br />
to power amp<br />
-10 dBm<br />
Transducer Gain<br />
Transducer Phase<br />
In1<br />
-13 dBm<br />
AD8302<br />
Phase<br />
VSWR (log value)<br />
50<br />
In2<br />
ZN2PD-20<br />
Powersplitter<br />
Gain<br />
VSWR Phase<br />
-12 dBm<br />
+44 dBm<br />
DVM module on front panel with five position switch<br />
to monitor amplitude and phase detector voltages<br />
LED´s <strong>for</strong> monitoring supply voltages<br />
Supply voltage <strong>for</strong> Phase and amplitude detector + 5 V<br />
+8 dBm<br />
+8 dBm<br />
+14 dBm<br />
AD8302 board: with internal 20 dB Attenu<strong>at</strong>ors<br />
Output power<br />
SW1<br />
AM38-1.3S-23-43<br />
Microwave Amplifiers Ltd.<br />
20 dB 20 dB<br />
+43.7 dBm<br />
-6 dBm (VSWR = 1.2)<br />
ZB4PD1-2000<br />
Mini Circuits<br />
10 dB<br />
-12 dBm<br />
AD8302 board: with internal 20 dB Attenu<strong>at</strong>ors<br />
to 1.3 GHz distribution box<br />
-12 dBm<br />
6 dB<br />
-12 dBm<br />
AD8361 Amplitude Detector<br />
In1<br />
AD8302<br />
Phase<br />
In2<br />
Gain<br />
10 dB<br />
J14<br />
Monitor output signal<br />
J4<br />
Transducer Gain<br />
J5<br />
Transducer phase<br />
J6<br />
VSWR (value)<br />
J7<br />
VSWR (phase)<br />
J15<br />
Output power<br />
to 9 pin Sub-min D socket on rear panel<br />
(Doocs d<strong>at</strong>a logger + Alarm)<br />
Blockdiagramm <strong>Master</strong> Oszill<strong>at</strong>or<br />
"1.3 GHz high power part"<br />
Inwave/<strong>DESY</strong><br />
1<br />
D<strong>at</strong>e Filename<br />
Sheet<br />
15.03.2006 1300MHz_highpoweramp_Block.sch<br />
<strong>of</strong><br />
55
Change language