03.08.2013 Views

PXS30 Microcontroller Data Sheet - Freescale Semiconductor

PXS30 Microcontroller Data Sheet - Freescale Semiconductor

PXS30 Microcontroller Data Sheet - Freescale Semiconductor

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

30<br />

Preliminary—Subject to Change Without Notice<br />

<strong>Freescale</strong> <strong>Semiconductor</strong><br />

<strong>PXS30</strong> <strong>Microcontroller</strong> <strong>Data</strong> <strong>Sheet</strong>, Rev. 1<br />

2.2.4 Multiplexed pins<br />

Table 9 shows the pin multiplexing for the <strong>PXS30</strong> in the 257 MAPBGA package. Table 10 shows the pin multiplexing for the <strong>PXS30</strong><br />

in the 473 MAPBGA package.<br />

Ball<br />

Number<br />

Ball<br />

Type<br />

A4 GPIO nexus<br />

MDO[5] 1<br />

A5 GPIO nexus<br />

MDO[7] 1<br />

A6 GPIO nexus<br />

MDO[9] 1<br />

A7 GPIO flexray<br />

CB_TX<br />

A8 GPIO flexray<br />

CA_TR_EN<br />

A10 GPIO fec<br />

RXD[2]<br />

A11 GPIO fec<br />

RX_CLK<br />

Table 9. 257 MAPBGA pin multiplexing<br />

Ball Name Alternate I/O Additional Inputs Analog Inputs<br />

A0: siul_GPIO[114]<br />

A1: _<br />

A2: npc_wrapper_MDO[5]<br />

A3: _<br />

A0: siul_GPIO[112]<br />

A1: _<br />

A2: npc_wrapper_MDO[7]<br />

A3: _<br />

A0: siul_GPIO[110]<br />

A1: _<br />

A2: npc_wrapper_MDO[9]<br />

A3: _<br />

A0: siul_GPIO[51]<br />

A1: flexray_CB_TX<br />

A2: _<br />

A3: _<br />

A0: siul_GPIO[47]<br />

A1: flexray_CA_TR_EN<br />

A2: _<br />

A3: _<br />

A0: siul_GPIO[213]<br />

A1: _<br />

A2: _<br />

A3: dspi2_SOUT<br />

A0: siul_GPIO[209]<br />

A1: flexray_DBG2<br />

A2: etimer2_ETC[2]<br />

A3: dspi0_CS6<br />

I: _<br />

I: _<br />

I: _<br />

I: _<br />

I: _<br />

I: _<br />

I: _<br />

I: _<br />

I: _<br />

I: _<br />

I: _<br />

I: _<br />

I: ctu0_EXT_IN<br />

I: flexpwm0_EXT_SYNC<br />

I: _<br />

I: fec_RXD[2]<br />

I: _<br />

I: siul_EIRQ[21]<br />

I: fec_RX_CLK<br />

I: _<br />

I: siul_EIRQ[25]<br />

Weak pull<br />

during reset<br />

— disabled GP Slow/<br />

Fast<br />

— disabled GP Slow/<br />

Fast<br />

— disabled GP Slow/<br />

Fast<br />

— disabled GP Slow/<br />

Symmetric<br />

— disabled GP Slow/<br />

Symmetric<br />

— disabled GP Slow/<br />

Medium<br />

— disabled GP Slow/<br />

Medium<br />

Pad Type Power Domain<br />

VDD_HV_IO<br />

VDD_HV_IO<br />

VDD_HV_IO<br />

VDD_HV_IO<br />

VDD_HV_IO<br />

VDD_HV_IO<br />

VDD_HV_IO<br />

Package pinouts and signal descriptions

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!