BlueSpec - Computation Structures Group - MIT

More documents

Recommendations

Info

Mesa BlueSpec Trailblazer Development Roadmap HIBEAM Xbar-16 BM-16 QE FE1 Xbar-32 (ADI) BM-32 QE2 For FE2 SAN? More FE2 rules? IP Duplex? Storage? Xbar-64 (ADI) BM-64 Verilog coding BlueSpec coding Jan ‘02 Apr ‘02 Jul ‘02 Oct ‘02 Jan ‘03 Apr ‘03 Jul ‘03 Oct ‘03 Jan ‘04 12
Bluespec, Inc. background Research@MIT on high-level synthesis & verification Technology VC funding Sandburst Corp: 10Gb/s core router ASICs (Bluespec: further technology development) VC funding Technology ~1996 2000 2003 Bluespec, Inc.: highlevel design and synthesis tool (SystemVerilog-based) 13
Page 1 and 2: or Arvind goes commercial Joe Stoy,
Page 3 and 4: Servers Storage Arrays Network evol
Page 5 and 6: Delivering Efficient switch fabrics
Page 7 and 8: What is BlueSpec A language for har
Page 9 and 10: The Bluespec team Rishiyur Nikhil,
Page 11: Bluespec use at Sandburst HIBEAM ch
Page 16 and 17: Evolution of HDLs (Hardware Descrip
Page 18 and 19: Bluespec SystemVerilog A one slide
Page 20 and 21: One-at-a-time intuitions Untimed ru
Page 22 and 23: Two mutually exclusive rules (Later
Page 24 and 25: Practical Rule Composition Rules HW
Page 26 and 27: ule r1 (c1); x
Page 28 and 29: Bluespec SystemVerilog A one-slide
Page 30 and 31: Multiplier Example module mkTest ()
Page 32 and 33: ESL_MODULE (mkTest, ESL_EMPTY) { es
Page 34 and 35: Concern: the “learning curve” H
Page 36 and 37: Which one is correct? cond0 cond1 c
Page 38 and 39: Now, let’s make a small change: a
Page 40 and 41: Changing the Verilog design cond0 c
Page 42 and 43: So how does Arvind fit into this? B
Page 44 and 45: A FIFO problem Immediate solution (
Page 46 and 47: A FIFO problem Immediate solution (
Page 48 and 49: A Final Concern Has Arvind’s fame
Page 50 and 51: c:\users\stoy>finger arvind@mit.edu

BlueSpec - Computation Structures Group - MIT

Create successful ePaper yourself

Delete template?

Save as template?