BlueSpec - Computation Structures Group - MIT

More documents

Recommendations

Info

Which one is correct? cond0 cond1 cond2 0 +1 -1 1 +1 -1 2 Process priority: 2 > 1 > 0 x y always @(posedge CLK) begin if (!cond2 && cond1) x
With Bluespec, the design is direct cond0 cond1 cond2 0 +1 -1 1 +1 -1 2 x y (* descending_urgency = “proc2, proc1, proc0” *) rule proc0 (cond0); x
Page 1 and 2: or Arvind goes commercial Joe Stoy,
Page 3 and 4: Servers Storage Arrays Network evol
Page 5 and 6: Delivering Efficient switch fabrics
Page 7 and 8: What is BlueSpec A language for har
Page 9 and 10: The Bluespec team Rishiyur Nikhil,
Page 11 and 12: Bluespec use at Sandburst HIBEAM ch
Page 13: Bluespec, Inc. background Research@
Page 16 and 17: Evolution of HDLs (Hardware Descrip
Page 18 and 19: Bluespec SystemVerilog A one slide
Page 20 and 21: One-at-a-time intuitions Untimed ru
Page 22 and 23: Two mutually exclusive rules (Later
Page 24 and 25: Practical Rule Composition Rules HW
Page 26 and 27: ule r1 (c1); x
Page 28 and 29: Bluespec SystemVerilog A one-slide
Page 30 and 31: Multiplier Example module mkTest ()
Page 32 and 33: ESL_MODULE (mkTest, ESL_EMPTY) { es
Page 34 and 35: Concern: the “learning curve” H
Page 38 and 39: Now, let’s make a small change: a
Page 40 and 41: Changing the Verilog design cond0 c
Page 42 and 43: So how does Arvind fit into this? B
Page 44 and 45: A FIFO problem Immediate solution (
Page 46 and 47: A FIFO problem Immediate solution (
Page 48 and 49: A Final Concern Has Arvind’s fame
Page 50 and 51: c:\users\stoy>finger arvind@mit.edu

BlueSpec - Computation Structures Group - MIT

Create successful ePaper yourself

Delete template?

Save as template?