- Page 1 and 2: ClearPath Enterprise Servers Level
- Page 3: Contents Section 1. Introduction Pu
- Page 7 and 8: Contents 6878 7530-007 vii
- Page 9 and 10: Section 1 Introduction Purpose Scop
- Page 11 and 12: Section 2 Process Model This sectio
- Page 13 and 14: Process Model Arrays of 4-bit chara
- Page 15 and 16: Linkages and Addressing Environment
- Page 17 and 18: Protection Process Model The term p
- Page 19 and 20: Addressing Process Model The only a
- Page 21 and 22: Stack and Display Registers Process
- Page 23 and 24: Section 3 Data Structure and Text M
- Page 25 and 26: Data Structure and Text The terms s
- Page 27 and 28: Tag-4 Word and Tag-6 Word Data Stru
- Page 29 and 30: Absolute Store Reference Word (ASRW
- Page 31 and 32: Data Structure and Text The followi
- Page 33 and 34: Virtual Index Data Structure and Te
- Page 35 and 36: Environment Links Data Structure an
- Page 37 and 38: Data Structure and Text User progra
- Page 39 and 40: Entered ENVW (Tag = 3) env_link RCW
- Page 41 and 42: Tag Values Data Structure and Text
- Page 43 and 44: Section 4 Interrupts This section g
- Page 45 and 46: ROI Interrupts ROI is an interrupt
- Page 47 and 48: Restart Configuration Libra 6xx and
- Page 49 and 50: Arithmetic Interrupts Interrupts Se
- Page 51 and 52: Interrupts 2. If the result can be
- Page 53 and 54: Block Exit CVI ROI Repeat EXIT ODI
- Page 55 and 56:
The following actions are required
- Page 57 and 58:
Interrupts When Stack Overflow chec
- Page 59 and 60:
Interrupts • Reindex checks:Index
- Page 61 and 62:
Interrupts To cause the operation t
- Page 63 and 64:
Scratch Pad Errors (Libra 6xx and 7
- Page 65 and 66:
Hardware Error - Lost CVI ROI Abort
- Page 67 and 68:
Invalid Address - Lost CVI ROI Abor
- Page 69 and 70:
Interrupts An Interval Timer is set
- Page 71 and 72:
Interrupts If the IRR indicates oth
- Page 73 and 74:
44 (02C) Interval Timer 45 (02D) Em
- Page 75 and 76:
Section 5 Operator Set This section
- Page 77 and 78:
Interrupts and Resumption Operator
- Page 79 and 80:
Operator Set Some operators, not ot
- Page 81 and 82:
Operator Set Final stack items are
- Page 83 and 84:
Operator Set For p=13, d=0, q=2, e=
- Page 85 and 86:
Rounding Function R Operator Set A
- Page 87 and 88:
Magnitude Round-to-Integer Function
- Page 89 and 90:
Truncation Function T Operator Set
- Page 91 and 92:
Normalization Function N Operator S
- Page 93 and 94:
Numeric-Interpretation Operators Op
- Page 95 and 96:
MULX Operator Set MULX requires tw
- Page 97 and 98:
AMIN and AMAX Operator Set AMIN an
- Page 99 and 100:
Operator Set If RaI(x) equals TooBi
- Page 101 and 102:
Binary-to-Decimal Conversion Operat
- Page 103 and 104:
CVS2 Operator Set The input argume
- Page 105 and 106:
any(bit-vector) Top-of-stack t
- Page 107 and 108:
Top-of-stack TOS: opnd TOS
- Page 109 and 110:
LOG2 Operator Set LOG2 requires on
- Page 111 and 112:
ISOL Operator Set ISOL creates a s
- Page 113 and 114:
DFTR Operator Set DFTR sets a fiel
- Page 115 and 116:
Reference Generation and Evaluation
- Page 117 and 118:
PCW Evaluation Operator Set In the
- Page 119 and 120:
LNMC Operator Set LNMC is equivale
- Page 121 and 122:
Operator Set Valid representations
- Page 123 and 124:
MPCW Operator Set MPCW is a litera
- Page 125 and 126:
Operator Set If the argument is an
- Page 127 and 128:
Operator Set For most clients, aFOP
- Page 129 and 130:
The delta portion of the address co
- Page 131 and 132:
EVAL Operator Set The purpose of E
- Page 133 and 134:
Operator Set If the Initial Referen
- Page 135 and 136:
Operator Set STON deletes the Initi
- Page 137 and 138:
Operator Set ref: SIRW, IDD, AS
- Page 139 and 140:
Processor State Operators Operator
- Page 141 and 142:
DBUN A branch destination argument
- Page 143 and 144:
Operator Set TOS TOS:
- Page 145 and 146:
Procedure Exit Operators Operator S
- Page 147 and 148:
Assertion Operators Operator Set Th
- Page 149 and 150:
RSDN Operator Set RSDN requires th
- Page 151 and 152:
Data Array Operators Operator Set O
- Page 153 and 154:
BMS Operator Set BMS is a variatio
- Page 155 and 156:
Operator Set For word-transfer oper
- Page 157 and 158:
Operator Set D
- Page 159 and 160:
TUNU len: opnd(integer) Top
- Page 161 and 162:
Transfer Operators Operator Set Cha
- Page 163 and 164:
The following operators terminate w
- Page 165 and 166:
Operator Set WordIndex and BitIndex
- Page 167 and 168:
Character Translate Operator Operat
- Page 169 and 170:
Operator Set There are three groups
- Page 171 and 172:
Unpack-Unsigned Operators Operator
- Page 173 and 174:
Operator Set If the source digit se
- Page 175 and 176:
Operator Set The edit table must be
- Page 177 and 178:
EXSU Operator Set len: opnd(int
- Page 179 and 180:
Character Insert Operators Operator
- Page 181 and 182:
MVNU Operator Set For an EBCDIC so
- Page 183 and 184:
Operator Set With an IndexedWordDD,
- Page 185 and 186:
Vector Assignment Operators Operato
- Page 187 and 188:
S stride_B stride_A
- Page 189 and 190:
Reduction Operators Linear Sum Thes
- Page 191 and 192:
Z stride_B stride_A
- Page 193 and 194:
Operator Set The purpose of the SUM
- Page 195 and 196:
Miscellaneous Operators NOOP No ac
- Page 197 and 198:
Section 6 Restricted Operators The
- Page 199 and 200:
Restricted Operators WASD overwrite
- Page 201 and 202:
REXI The restricted operator REXI
- Page 203 and 204:
WATI Restricted Operators The rest
- Page 205 and 206:
IDLE Restricted Operators The rest
- Page 207 and 208:
Restricted Platform Operators Restr
- Page 209 and 210:
Restricted Operators When software
- Page 211 and 212:
Restricted Operators WEMW (Libra 6
- Page 213 and 214:
Local ID Register (LID) [read only,
- Page 215 and 216:
Restricted Operators Both Server Co
- Page 217 and 218:
Register Name Register ID Read/Writ
- Page 219 and 220:
6. Adds the last saved TOD counter
- Page 221 and 222:
Run Timer Restricted Operators The
- Page 223 and 224:
WIPS State Identifier High NCB Memo
- Page 225 and 226:
SASP Restricted Operators SASP ins
- Page 227 and 228:
Appendix A Alphabetical Operator Co
- Page 229 and 230:
Mnemonic Operator Name Hex Operator
- Page 231 and 232:
Mnemonic Operator Name Hex Operator
- Page 233 and 234:
Mnemonic Operator Name Hex NTGD Int
- Page 235 and 236:
Mnemonic Operator Name Hex SE8C Set
- Page 237 and 238:
Mnemonic Operator Name Hex SUM Summ
- Page 239 and 240:
Mnemonic Operator Name Hex USNU Unp
- Page 241 and 242:
Appendix B Boolean Accumulator X-Re
- Page 243 and 244:
TFFF, OFFF, and EXTF FLTF saved in
- Page 245 and 246:
Appendix C Operator Encoding The pr
- Page 247 and 248:
Primary encodings are 00-3F are VAL
- Page 249 and 250:
Variant encodings 00-2F are undefin
- Page 251 and 252:
Appendix D Data Type Formats Throug
- Page 253 and 254:
Double Precision, numeric interpret
- Page 255 and 256:
tag 8 Data Type Formats segment_typ
- Page 257 and 258:
Untouched DD Data Type Formats
- Page 259 and 260:
IndexedCharDD (Indexed Character Da
- Page 261 and 262:
Stuffed Indirect Reference Word (SI
- Page 263 and 264:
action_valid [12: 1] Action_status
- Page 265 and 266:
Tag-4 Word and Tag-6 Word Data Type
- Page 267 and 268:
Return Control Word (RCW) Data Type
- Page 269 and 270:
Absolute Store Reference Word (ASRW
- Page 271 and 272:
Appendix E Processor Features Opera
- Page 273 and 274:
Appendix F Operator and Common Acti
- Page 275 and 276:
aACCE Operator and Common Action R
- Page 277 and 278:
Operator and Common Action Referenc
- Page 279 and 280:
aEVCH Operator and Common Action R
- Page 281 and 282:
aPOAV Operator and Common Action R
- Page 283 and 284:
aPRCW Operator and Common Action R
- Page 285 and 286:
Clients: CHEK: validate vector_A:I1
- Page 287 and 288:
BRFL Operator and Common Action Re
- Page 289 and 290:
CPVN Operator and Common Action Re
- Page 291 and 292:
DLET Operator and Common Action Re
- Page 293 and 294:
EXSD p D2 also represents EXSU See
- Page 295 and 296:
ICLD Operator and Common Action Re
- Page 297 and 298:
Operator and Common Action Referenc
- Page 299 and 300:
MPWL p F6 also represents MPWP See
- Page 301 and 302:
NTTD v 9586 Int Overflow: TId(x) =
- Page 303 and 304:
POLY v 95C7 See aAPIX: current vec
- Page 305 and 306:
RSQR v 9550 Inv Arg/Par: x (TOS) n
- Page 307 and 308:
SESW v 95A2 also represents SEDW O
- Page 309 and 310:
SNGT p CC See aAPIX: IDD argument
- Page 311 and 312:
SUBT p 81 Operator and Common Acti
- Page 313 and 314:
TLED Operator and Common Action Re
- Page 315 and 316:
UPLD Operator and Common Action Re
- Page 317 and 318:
VPS v 95EB See aAPIX: current vect
- Page 319 and 320:
VUV v 95EA See aAPIX: current vect
- Page 321 and 322:
Appendix G Interupt Reference This
- Page 323 and 324:
Bounds Error CVI 18 (12) ODI aAPIX:
- Page 325 and 326:
Invalid Address - Here CVI 15 (0F)
- Page 327 and 328:
or TOS is operand and TOS2 in {SIRW
- Page 329 and 330:
Non-maskable External CVI 27 (1B) S
- Page 331 and 332:
Undefined Operator CVI 23 (17) ODI
- Page 333 and 334:
Vector Arithmetic Exception OVI 2 O
- Page 335 and 336:
Index A aACCE , 5-70, F-3 aAPIX , 5
- Page 337 and 338:
TGTD, 5-87 TGTU, 5-87 TLED, 5-87 TL
- Page 339 and 340:
CPVN, 5-111 CPVS, 5-112 VMV, 5-112
- Page 341 and 342:
ICLD, 5-98 ICRD, 5-98 ICUD, 5-98 IN
- Page 343 and 344:
NOWR , 5-51, A-6, F-28 NTGD , 5-26,
- Page 345 and 346:
Program Word Index (PWI), 2-11 Prog
- Page 347 and 348:
SEXT , 6-30, A-9, F-35 SFDC , 5-104
- Page 349 and 350:
TUND , 5-84, A-12, F-41 TUNU , 5-85
- Page 352:
© 2012 Unisys Corporation. All rig