DDR4 Design Considerations - EEWeb
DDR4 Design Considerations - EEWeb
DDR4 Design Considerations - EEWeb
You also want an ePaper? Increase the reach of your titles
YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.
<strong>EEWeb</strong> PULSE TABLE OF CONTENTS<br />
Dan Kinzer<br />
CTO OF FAIRCHILD SEMICONDUCTOR<br />
A conversation about the company credited with starting the Information Age.<br />
Featured Products<br />
SL Series by Magna-Power: Pushing the Limits<br />
of Programmable Power<br />
How Magna-Power’s unique approach to manufacturing yields a diverse line of programmable<br />
DC power supplies.<br />
<strong>DDR4</strong> <strong>Design</strong> <strong>Considerations</strong><br />
BY MIKE MICHELETTI WITH TELEDYNE LECROY<br />
Why more double data rate (DDR) developers are targeting <strong>DDR4</strong> technology for a variety of<br />
applications—from high density blade servers to high performance workstations.<br />
<strong>Design</strong> & Analysis of TDC Converter<br />
Architectures - Part 2<br />
BY UMANATH KAMATH WITH CYPRESS<br />
This installment goes through the transistor-level implementation of a TDC in an 80nm process.<br />
RTZ - Return to Zero Comic<br />
Visit www.eeweb.com<br />
4<br />
11<br />
14<br />
20<br />
26<br />
36<br />
3
Change language